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ABSTRACT

Low-Loss Hollow Waveguide Platforms for
Optical Sensing and Manipulation

Evan J. Lunt
Department of Electrical and Computer Engineering
Doctor of Philosophy
This dissertation presents a method for fabricating integrated hollow and solid optical
waveguides on planar substrates. These waveguides are antiresonant reflecting optical waveguides
(ARROWs), where high-index cladding layers confine light to hollow cores through optical interference. Hollow waveguides that can be filled with liquids or gases are an important new building
block for creating highly-integrated optical sensors.
The method developed for fabricating these integrated waveguides employs standard processes and materials used in the microelectronics industry, allowing for parallel, low-cost fabrication. Dielectric cladding layers are deposited on a silicon wafer using plasma-enhanced chemical
vapor deposition (PECVD). After the lower cladding layers have been deposited, a sacrificial material is deposited and patterned using photolithography to produce the hollow-core shape. After
the sacrificial cores are defined, they are coated with additional PECVD dielectric layers to form
the sides and tops of the waveguides. Integrated solid-core waveguides can be easily created by
etching a ridge into the top dielectric cladding layer. Finally, the ends of the sacrificial cores are
exposed and removed with an acid solution, resulting in hollow waveguides.
Improved optical performance for integrated ARROW platforms can be achieved by only
using a single over-coating for the cladding on the sides and top of the hollow waveguide. Such a
structure resulted in 70% improvement in optical throughput for the platforms and increased sensitivity for optical manipulation and fluorescence detection of single particles, including viruses.
Reduced loss for the hollow waveguides can be obtained by surrounding the core with a terminal
layer of air on the sides and top of the waveguide. Such devices were created by forming the
hollow waveguides on top of a pedestal on the silicon substrate. This process produces the ideal
geometry for hollow ARROW waveguides, and loss measurements of waveguides with air-filled
cores had loss coefficients of 1.54 cm−1 , which is the lowest achieved for air-core ARROWs.
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Chapter 1
Introduction
Since the first transistors were created in 1947, rapid development has occurred in the capabilities of semiconductor devices. The first integrated circuit was created by Jack Kilby in 1958,
offering the potential for integration of all elements of an electrical circuit on a single semiconductor chip. The following decades saw exponential increases in the complexity and capability
of integrated circuits. During this rapid increase in complexity, the sizes of integrated circuits
have continued to shrink, allowing for low-cost, parallel manufacture of devices on silicon wafers.
Over the years, enormous capital investments have been made in developing the manufacturing
processes, equipment, and facilities to continue the progression of integrated circuits. Early transistors and integrated circuits seem very crude by the standards of today, but after decades of
progress, highly-advanced integrated circuits are now ubiquitous in our technology-centric world.
1.1

Integrated Optics
Over the past two decades, there has been a similar drive to create integrated optical de-

vices, which consist of the combination of multiple optical components on a miniaturized platform.
The same benefits of integration that have been realized in the microelectronics industry can also
be achieved with integration of optical systems, including low-cost, parallel fabrication and an exponential increase in capabilities due to high levels of integration of many functional elements. For
integrated optical systems, it is desirable to unite sources, modulators, and detectors on single platforms, utilizing interconnecting waveguide elements for applications including optical computing,
optical communication, and optical sensing [4].
Optical sensing is a field that can greatly benefit from optical system integration. This field
is very broad, encompassing innumerable potential applications in chemistry, medicine, biology,
and atomic physics. Optical sensing has long been used in these areas for studying phenomena
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on very small scales. One of the common sensing mechanisms employed is fluorescence sensing,
which is well-suited for sensitive detection of biological molecules and allows for single molecule
detection sensitivity [5]. Fluorescence sensing has also been used for studying protein dynamics
[6], DNA interactions [7, 8], and ribozyme kinetics [9]. To date, most of these studies have been
conducted using traditional, table-top optical sensing platforms, employing multiple expensive,
diffraction-limited optical components. Some of the commonly used techniques for these studies
include confocal microscopy [10], epifluorescence [5], evanescent field detection [11], and nearfield scanning microscopy [12].
To date, the development of integrated optics has almost exclusively produced devices with
waveguides that guide light in solid materials. Hollow waveguides have emerged in the last few
years and offer the potential for direct light interaction with non-solid media filling the waveguiding cores. Integrated waveguides with liquid-filled cores could offer exciting opportunities in
many of the fields now using standard integrated optical systems, including optical sensing and
manipulation of single cells, viruses, bacteria, and biomolecules. These integrated systems could
eventually allow for highly-compact, portable sensing systems for low-cost clinical diagnostics
or identification of chemical or biological agents. Hollow waveguides with gas-filled cores could
also be used in applications for gas sensing, optical computing, and quantum information processing. Fully-integrated, compact optical platforms could be built around hollow waveguides, which
would offer exciting opportunities in many different fields.
Most of the hollow waveguides demonstrated in the last few years utilize geometries and
materials that do not allow for easy integration into a planar platform. We have developed hollow optical waveguides that are suitable for integrated optical sensing on planar substrates. These
devices operate on the principle of the antiresonant reflecting optical waveguide (ARROW), and
allow for direct light interaction with either gaseous or liquid media. These devices are fabricated
on silicon substrates, using materials and processes that are compatible with the standard silicon
processing techniques used in the microelectronics industry. Because of the low-cost parallel fabrication techniques used, our integrated sensors are very scalable, and have potential for integration
with other functional optical elements.
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1.2

Contributions
The research covered in this dissertation is the product of collaboration with researchers

from the Applied Optics group at the University of California Santa Cruz (UCSC), lead by Dr.
Holger Schmidt. All device fabrication steps, except for the attachment of macroscopic reservoirs,
were conducted exclusively in the Integrated Microfabrication Laboratory (IML) at BYU. Most of
the optical design and testing of finished devices was conducted at UCSC.
This dissertation focuses mainly on the ARROW waveguide fabrication process. Development of the basic hollow ARROW fabrication process was originally developed by Dr. John
Barber using the IML at BYU. I worked with Dr. Barber on the fabrication of hollow ARROWs
for over 2 years. Some of this work included fabrication of ARROWs with different structures and
production of the first integrated ARROW sensor platforms. During the more than 5 years that I
have conducted research with the ARROW group, I have continued to look for areas to improve
the design, fabrication, and operation of ARROW waveguides. I have studied and optimized each
of the sub-processes in the fabrication of ARROWs to produce low-loss devices with high fabrication yield. I have also developed new fabrication methods to create devices with the lowest losses
ever achieved with both liquid and air-filled hollow ARROWs [13, 14]. I have also developed new
ARROW structures that resulted in more sensitive sensor platforms [15].
In order to characterize ARROW structures and fabrication processes, scanning electron
microscopy (SEM) was heavily used to produce the images found throughout this dissertation.
With a handful of exceptions, all SEM images used in this dissertation were taken by me in the
microscopy lab at BYU. My research represents a significant contribution to the field of integrated optics, and has already been demonstrated in a variety of applications including: fluorescence detection of single particles [16, 17] and viruses [3], surface-enhanced Raman scattering
(SERS) detection [18], optical trapping and concentration of particles and bacteria [19–21], and
slow light [22]. To date, parts of my research have been published in 13 peer-reviewed journal
articles (with another accepted for publication) and included in 21 conference presentations (see
Appendix A). While this already represents an important contribution to the general body of knowledge, hollow ARROW waveguide-based sensors still have potential for further improvements and
many additional applications.

3

1.3

Organization
This dissertation describes the fabrication of low-loss hollow ARROW waveguides and

platforms built around them for optical sensing, manipulation, and atomic spectroscopy. Chapter 2 discusses the different types of hollow waveguides. The theory of ARROW waveguiding
is presented and compared to other waveguiding methods. Numerical simulations of 2D ARROW waveguides are presented with advanced structures to reduce the propagation loss of the
waveguide. Chapter 3 gives an overview of the ARROW fabrication process, including detailed
descriptions of the individual processes involved and their optimization for ARROW device fabrication. Evaluation of completed waveguides is discussed in Chapter 4. This chapter includes
descriptions of the methods used for evaluation of the waveguide structure and characterization
of the optical performance of the devices. Chapter 5 describes the first major improvement that
was made in the design and fabrication of ARROWs which resulted in significantly reduced propagation losses. Further improvements for sensing applications were achieved by increasing the
throughput between solid and hollow-core ARROW waveguides, and these improvements are detailed in Chapter 6. This chapter also includes descriptions of applications for the improved sensor
platforms, including optical trapping and fluorescence sensing of viruses. Fabrication of the ideal
hollow ARROW waveguide structure is described in Chapter 7, along with experimental results
for waveguide characterization and the demonstration of rubidium spectroscopy on a chip. Chapter 8 summarizes my individual contributions to the ARROW project and describes the direction
of future efforts for ARROW platform improvement.
Following the body of the dissertation, several appendices are included. Appendix A includes a list of my publications and the ARROW group conference presentations that have covered
a portion of my work. Appendix B contains detailed descriptions of each subprocess employed
in ARROW fabrication. General descriptions of fabrication process flows for the different ARROW structures are found in Appendix C. Finally, Appendix D contains the specific ARROW
layer designs used in this work. Appendix F includes the code used for numerical simulations of
the ARROW waveguides using MATLAB and BeamPROP.
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Chapter 2
Waveguiding in Low-Index Materials
Traditionally, optical waveguides for integrated optics are created using total-internal reflection (TIR), where light is confined to a high-refractive index region by surrounding it with
lower-index cladding materials [4]. Figure 2.1 shows a diagram of a traditional optical waveguide
where light confinement is provided by TIR off of the interfaces with the lower-index cladding
material.

Cladding: nclad

(ncore > nclad)

Core: ncore

θcrit
θi
nclad

θt

Figure 2.1: Diagram of a traditional optical waveguide with total-internal reflection.

For light incident on the interface, Snell’s law gives the relation between the angle of incidence, θi , and the angle of the light transmitted into the second material, θt :

ncore sin(θi ) = nclad sin(θt ) or

−1

θt = sin




ncore
sin(θi ) ,
nclad
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(2.1)

(2.2)

where ncore and nclad are the refractive indexes in the core and the cladding material, respectively.
For cases where ncore > nclad , the critical angle, θcrit , is the angle of incidence at which the right
side of Equation (2.2) becomes imaginary. For incident angles less than the critical angle, light is
partially reflected at the interface between the core and cladding and partially transmitted into the
cladding material. For θi > θcrit , light does not propagate in the cladding material, and is instead
total-internally reflected at the interface.
One important metric for characterizing waveguides is the propagation loss of the waveguide. This gives a measure of how much of the optical power is lost as the light travels a distance
in the waveguide. The waveguide loss coefficient (αwg ) used throughout this dissertation is in units
of cm−1 . The optical power after the light travels a distance, z, in the waveguide is given by
Pz = P0 e−αwg z ,

(2.3)

where P0 is the original optical power. Depending on the design of the waveguide, light can
propagate down TIR-based waveguides with little loss. The most common TIR-based waveguides
are optical fibers, which carry light signals for hundreds of miles and form the backbone longdistance telecommunications.
2.1

TIR-Based Hollow Waveguides
TIR-based solid-core waveguides are common in integrated optics and are simple to create

for a wide variety of applications. Guiding light by TIR with non-solid waveguide cores is difficult
because most cladding materials used in integrated optics have high indexes. Some of the common materials used in integrated optics include polymer and silicon-based materials, which have
indexes in the range of n=1.4-3.5, and are higher than water (n=1.33) and most aqueous solutions
or gases (n=1.00), making TIR-based waveguiding impossible. No known materials have indexes
lower than air in the visible and near infrared (IR) wavelength range, so TIR-based waveguides
cannot be created with gaseous cores. A few, less-traditional materials have indexes lower than
water, allowing for waveguiding with liquid-filled cores.
One class of materials that have refractive indexes less than water are amorphous copolymers of polytetrafluoroethylene, or Teflon AF (Dupont). These polymers are optically transpar-
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ent and can have an index as low as 1.29 [23]. Liquid-core waveguides have been successfully
demonstrated with cylindrical geometries by depositing thin cladding layers of Teflon AF on glass
tubes [24, 25]. Planar liquid-core waveguides have also been created using Teflon AF as both the
cladding layer and bonding material with silicon microchannels [26]. These devices were used to
demonstrate low-loss waveguiding and fluorescence detection of dye with nanomolar concentration [26]. The inertness of the Teflon AF material makes it difficult to deposit Teflon AF cladding
layers with uniform thicknesses and good substrate adhesion. Due to the extreme hydrophobicity of Teflon AF, it is also very difficult to fill the microchannels with water. To date, multimode
liquid-core waveguides with large core sizes of 200-500 µm have been fabricated with Teflon AF
claddings that have relatively large thickness fluctuations, but it is difficult to achieve single-mode
waveguiding with this type of waveguide.
Another class of low-index materials that have been used with liquid-core waveguides are
nanoporous films. These films consist of traditional high-index solid materials that are deposited
or grown in a way that produces a high degree of air incorporation inside nanopores. This incorporation of air effectively lowers the index of the film, and can produce films with indexes from
1.15-1.37 [27]. Nanoporous films have been used as cladding layers for liquid-core slab [27] and
2D [28] waveguides with low propagation losses. As with Teflon AF waveguide claddings, achieving good film adhesion and deposition uniformity is also challenging with nanoporous claddings.
Although both of these approaches have promising potential for liquid-core waveguiding, they also
present many difficulties for planar integration of single-mode waveguides.
The final type of waveguide mentioned here is the slot waveguide, in which index-guiding
can be realized with nanoscale cross sections [29]. For this type of waveguide, a ∼100 nm wide
slot is formed between high-index materials that support optical modes. Because of the small
dimensions of the slot waveguide, the evanescent tail of the guided light extends into the slot, and
the structure is designed so that a substantial portion of the optical power is confined to the lowindex slot. Using this mechanism, up to 30% of the optical power can be confined in a 100 nm
air-filled core [30]. To date, this mechanism has only been demonstrated with air-filled slots, but it
should be possible to have light guiding in fluid-filled slot waveguides, as well. However, this type
of waveguide is not a true hollow-core waveguide, since the optical mode is not actually confined
to the slot region.
7

2.2

Interference-Based Hollow Waveguides
Interference-based waveguides are another class of waveguides for guiding light in low-

index materials. With this mechanism, light is confined to a low-index region by optical interference of the guided light. In this case, the structure of the cladding layers creates multiple reflections
of the electric field of the light that can be made to interfere constructively or destructively. Light is
partially reflected at the interface with each cladding layer, and by employing a very large number
of cladding layers, near-perfect reflection into the low-index core can be achieved. If the cladding
layers are repeated periodically and extend to infinity, the partial reflections are equivalent to the
Bragg reflections from X-ray material analysis [31]. The electric field propagation through the
structure resembles wave propagation through a crystalline material, and so this type of structure
is called a photonic crystal (PC).
Slab (1D) waveguides based on the Bragg reflection mechanism were first proposed in
1976 [32]. Bragg reflections can also be used to create waveguides with cylindrical cross sections,
similar to optical fibers. So-called Bragg fibers have been demonstrated with dielectric layers on
the inside surfaces of a hollow tube, as depicted in Figure 2.2(a). The first demonstrations of optical
waveguiding with an air-core Bragg fiber used large core diameters (∼2 mm) and periodic cladding
layers with a high index contrast (tellurium and polystyrene) [33]. The cladding layers for a Bragg
fiber can be designed to be highly-reflective for all incident angles, forming an “Omniguide”,
which can produce low-loss light guiding even around bends [34]. Bragg fibers should also be able
to produce light guiding with liquid-filled cores, but this has not yet been demonstrated.
Photonic-crystal fibers (PCFs), are 2D implementations of the PC interference-based waveguiding mechanism. The cross section of a hollow-core PCF is shown in Figure 2.2(b) [35], which
typically consists of a 5-20 µm hollow core surrounded by a periodic arrangement of air-filled
holes in a silica framework [36]. The spatial structure of the air gaps determines the properties of
light propagation along the hollow fiber. This type of structure is usually fabricated by stacking
glass tubes together into a preform which is then drawn into a micron-scale fiber with standard
optical fiber drawing techniques [29]. Hollow-core PCFs have been demonstrated with gas [37]
and liquid-filled center cores [38].
While both Bragg and photonic-crystal fibers are very promising for many applications in
integrated optics, neither of these types of fibers are easily integrated into the planar geometries
8
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Figure 2.2: Interference-based hollow waveguides: (a) Bragg fiber and (b) Hollow-core photonic crystal fiber.

desired for compact, integrated sensing platforms. Another sub-class of interference waveguides
are antiresonant reflecting optical waveguides (ARROWs). The next section contains an in-depth
discussion of the theoretical operation of ARROW waveguides.
2.3

ARROWs
The first ARROW waveguides were proposed and demonstrated by a group at Bell Labs

in 1986 [39]. Like the other interference-based waveguides, ARROWs rely upon reflections from
higher-index cladding layers to create constructive interference and waveguiding in a low-index
core. The principle and geometry of a simple solid-core ARROW waveguide is illustrated in
Figure 2.3 with core index and thickness nc and dc , respectively. For the waveguide depicted in
the diagram, light confinement is provided on the top surface of the low-index core by TIR off of
the interface with the air (n0 = 1.0). Confinement on the lower surface of the core is provided by
interference created by the higher-index antiresonant cladding layers.
Also depicted in Figure 2.3 is the profile of the guided fundamental mode. The mode is
a standing wave with a node at the interface between the core and the antiresonant layer, and the
mode evanescently decays to zero amplitude just outside the upper interface [40]. In order to confine light to the low-index core, the light reflected back into the core must interfere constructively
inside the core to create a standing wave. If the core layer is thick compared to the propagation
wavelength, the evanescent tail of the mode extends negligibly into the air above the waveguide.
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Air: n0

Core: nc
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(nj > ni > nc > n0)

Mode
Profile

θj
θi

Cladding: ni

Cladding: nj

Figure 2.3: Diagram of a low-index solid-core ARROW waveguide bounded on the upper surface by
air and on the lower surface by higher-index antiresonant reflecting cladding layers.

This equates to confinement of more than 99% of the optical power to the low-index core. For this
case, the glancing incident angle in the core, θc , is very small and can be approximated by

sin(θc ) ≈

λ
,
2nc dc

(2.4)

where θc is measured from the interface with the core surface [39]. As light propagates down the
waveguide, the light continues to be incident on the horizontal interfaces with angle θc . At the
interface with the lower cladding layer, the light refracts into the jth cladding layer, which has the
refractive index n j . The refracted angle in the cladding layer, θ j , can be found using Snell’s Law
for the refraction at this interface, yielding
−1

θ j = cos




nc
cos(θc ) .
nj

(2.5)

The ARROW waveguide is created by forming a Fabry-Perot cavity in the transverse direction, with cladding layers that function as Fabry-Perot etalons. A Fabry-Perot etalon is in resonance
when the light in the layer constructively interferes with itself, resulting in high transmission. Antiresonance occurs when the light in the layer destructively interferes with itself, resulting in no
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transmission through the etalon. For this destructive interference to occur, the light wave must
undergo a round trip phase shift in the jth cladding layer given by

Φ = 2 t j kT + Φr = (2N − 1) π, N = 1, 2, . . . ,

(2.6)

where t j is the thickness of the jth cladding layer and Φr is the total phase shift from reflection
at the two interfaces with the adjacent layers. For optical reflections, the phase shift is zero when
transmitting from a high index to a low index, while a π (180◦ ) phase-shift occurs for transmission
from a low index to a high index material. Since the index of the first cladding layer is higher than
both the low-index core above it and the next cladding layer below it, Φr = 0. For the lower-index
second cladding layer, the interface reflections produce Φr = 2π, which only changes the value of
N in the equation. With Φr = 0, Equation (2.6) becomes

Φ = (2N − 1) π = 2 t j kT = 2 t j

2π
n j sin(θi ).
λ

(2.7)

Using the trigonometric identity
sin2 (θ ) + cos2 (θ ) = 1,

(2.8)


and substituting Equation (2.4) into Equation (2.2) to solve for cos2 θ j , we obtain
2

cos θ j



n2
= 2c
ni


1−


λ2
.
4 n2c dc2

(2.9)

Using this result, Equation (2.7) can be rewritten as
4 tj nj
(2N − 1) =
λ

s

"
1−

n2c
n2i


1−

λ2
4 n2c dc2

#
.

(2.10)

Equation (2.10) can easily be rearranged to solve for t j , which yields
"
#−1/2
λ
n2c
λ2
tj =
(2N − 1) 1 − 2 +
, N = 1, 2, . . . ,
4n j
nj
4 n2j tc2

(2.11)

which is the antiresonant layer thickness condition for an ARROW waveguide, as presented in
1986 by Duguay [39]. A cladding layer in antiresonance can be highly reflective, and a structure
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employing antiresonant layers around a guiding core can therefore result in very good light confinement and low-loss propagation even in a low-index core. To minimize the loss of the leaky
waveguide mode, the thickness of each cladding layer (t j ) is chosen to satisfy the antiresonant
condition shown in Equation (2.11). Unlike with other mechanisms, optical confinement with ARROWs does not require periodicity of the cladding layers. To function as an antiresonant layer,
each cladding layer must only satisfy this condition, regardless of the number of cladding layers
employed. While only a single antiresonant cladding layer below the core is necessary to confine
of most of the optical power to the core, higher confinement is produced and the waveguide loss is
reduced with additional antiresonant layers.
ARROW waveguides were first implemented in solid-state waveguides with a silicon dioxide (SiO2 ) waveguide core on silicon, using a high-index polysilicon antiresonant layer and another
SiO2 buffer layer between the substrate and the core [39]. Later, ARROWs were used in semiconductor lasers [41,42]. ARROWs with hollow-cores were first demonstrated in 1995 with 20x20 µm
capillaries and antiresonant layers of TiO2 and SiO2 . Recently, liquid-core ARROW waveguides
were demonstrated using silicon nitride (SiN) and SiO2 on silicon substrates. Large, multimode
(dc > 100 µm) ARROWs were demonstrated using the technique of wafer bonding [43]. Smaller,
quasi-single mode (dc ∼ 10 µm) waveguides were demonstrated using sacrificial etching to create
the hollow core [44], and these are the type of waveguides covered in this dissertation. For both
of these cases, the geometry of the hollow waveguide along the direction of light propagation is
depicted in Figure 2.4.
The fabrication of hollow ARROWs on silicon substrates using these materials and processes is very attractive because of compatibility with standard silicon microfabrication techniques,
enabling low-cost, parallel processing of devices. These materials and processes also have tremendous potential for integration with other functional elements, such as traditional solid-core waveguides and solid-state optical sources and detectors. Solid-core ARROW waveguides have been
integrated with hollow-core ARROWs to create sensor platforms, allowing for planar excitation
and signal collection with low-index media [45, 46].
The ARROW structures covered in this dissertation are created using silicon substrates,
antiresonant layers of silicon nitride (SiN) and silicon dioxide (SiO2 ), and sacrificial etching. This
process creates hollow ARROW waveguides with the profile depicted in Figure 2.5(a). Solid12
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Figure 2.4: Diagram of a hollow-core ARROW waveguide on a silicon substrate.

core ARROW waveguides can be created using the same antiresonant layers as the hollow-core
waveguides, with the profile shown in Figure 2.5(b). After the antiresonant layers are completed,
the solid-core waveguide can be created by etching a ridge into the top antiresonant SiO2 layer.

(a)

(b)

Ridge
Waveguide

SiO2
Hollow
Waveguide

Silicon Substrate

SiN

Silicon Substrate

Figure 2.5: Profiles of ARROW waveguides with SiO2 and SiN antiresonant layers: (a) hollow-core
ARROW waveguide and (b) solid-core ridge SiO2 waveguide.

2.3.1

ARROW Loss Calculations
One of the most significant metrics for good waveguide performance is the waveguide

attenuation or loss, which indicates how much the optical power decreases during propagation
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through the waveguide. The total loss for the rectangular ARROW structures shown in Figure 2.5
can be approximated very well by separation into two 1D problems and adding the resulting 1D
losses [44]. This approximation has shown to be in very good agreement with full 2D simulations
with commercial modeling software such as FIMMWAVE (Photon Design) [47]. For 1D confinement, analytical expressions for the minimum loss for TE and TM modes can be determined for a
finite number of cladding layers [48]. The polarization dependence for ARROW waveguides arises
from the fact that TM reflections are always lower than TE reflections, by the same phenomenon
which gives rise to the Brewster angle [39], and this leads to higher losses for TM modes. Because
of this, the waveguide should generally be wider along the TM polarization direction to minimize
this contribution and decrease the waveguide loss.
Using these approximations and the MATLAB code in Appendix E, calculations of the
waveguide loss can be made for the rectangular ARROW structure shown in Figure 2.5. For the
following simulations, the loss of the hollow waveguide was calculated for 690 nm light with waterfilled rectangular cores. The optimal antiresonant layer thicknesses for this design are calculated to
be 110 nm for SiN with n=2.05 and 284 nm for SiO2 with n=1.46. To more closely represent actual
fabricated devices, the final SiO2 layer is set to be 3124 nm, which is 11th multiple of the minimum
antiresonant thickness. This thickness also satisfies the antiresonant condition and is necessary in
fabricated devices to provide mechanical strength for the hollow waveguide structure. For these
fixed layer thicknesses, calculations were made to determine the waveguide loss for different core
sizes, and the results are displayed in Figure 2.6.
This calculation only considers the loss of the fundamental mode, but clearly waveguide
loss is reduced for larger core sizes. The maximum height of the waveguides is determined by
the sacrificial core material used, and is essentially limited to less than 10 µm to preserve the
vertical sidewalls desired for a rectangular cross section. The maximum width of the waveguides
is essentially determined by the fabrication yield of the devices, with wider waveguide channels
more susceptible to breakage during sacrificial core removal. The loss calculations also reveal
that core width has a larger effect on the loss than the height, because the core width affects the
TM-like loss of the waveguide. For maximum fabrication yield, it was determined that the widths
of the waveguides should be limited to no more than 15 µm. In order to obtain high fabrication
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Figure 2.6: Calculated ARROW waveguide losses for different sized water-filled cores with an SiO2
terminal layer.

yield with low-loss, single-mode waveguides with both liquid and gas-filled cores, the optimal
waveguide sizes were determined to be 5-6 µm in height and 12-15 µm in width.
The ARROWs described in this dissertation with these cross-sectional dimensions are
quasi-single mode waveguides. This means that the waveguides actually support multiple modes,
but the majority of the optical power propagates in the fundamental mode. With most of the ARROW designs used in this work, the amount of power coupled into the higher-order modes is very
small because the light is launched into the center of the waveguide, which couples best into the
fundamental mode. Even-order modes are not coupled into significantly because these modes have
nodes (minimums) at the center of the waveguide, where the highest intensity light is located for
the launching beam. Less than 10% of the optical power is coupled into the first two higher-order
odd modes, which, like the fundamental mode, have antinodes (maximums) at the center of the
waveguide. The loss of the higher-order modes is much higher than the fundamental mode (m=1),
and the loss coefficient varies proportionally to the square of the mode number, m [49]. The loss
of the m=3 mode is about 9 times as high as the fundamental mode, while the next supported mode
(m=5) has loss about 25 times as high as the fundamental mode. Because of this, after propagation
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through several hundred micrometers of hollow waveguide, the optical power in all higher-order
modes usually adds up to less than one percent. For waveguides that are millimeters long, which
is typical for practical devices, the waveguide supports essentially single-mode propagation.
As mentioned previously, ARROW waveguides can be constructed with very few cladding
layers and can have low-loss propagation. However, the loss of the waveguide can be reduced by
employing additional cladding layers. Figure 2.7(a) shows the difference in the calculated hollow
ARROW loss with different numbers of SiN/SiO2 cladding layer sets. Clearly, larger numbers of
cladding layers can dramatically reduce the loss of the hollow waveguide. However, additional
layers will also significantly increase the fabrication complexity. As opposed to these calculations,
real layers will also have finite roughness, leading to scattering and higher losses than predicted.
Because of these reasons, a compromise between fabrication complexity and propagation loss was
made, and three sets of SiN and SiO2 layers surrounding the core were chosen for most of the work
covered in this dissertation.
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Figure 2.7: Calculations for water-filled ARROW waveguides at 690 nm: (a) Waveguide losses for
different numbers of cladding layer periods surrounding the water-filled core. (b) Spectral transmission
through an ARROW for a 1 mm-long waveguide.

Using the above layer design with 3 sets of SiN/SiO2 cladding layers and 5x12 µm waterfilled cores, the transmission through a hollow ARROW versus wavelength was calculated and is
shown in Figure 2.7(b). This figure shows that the transmission of ARROWs can be quite spectrally
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broad, which is to be expected because ARROWs use the relatively broad antiresonant regions of a
Fabry-Perot cavity. For this layer design, over 90% transmission through a 1 mm-long waveguide
occurs for a more than 200 nm-wide spectral range around the design wavelength. For the design
wavelength of 690 nm, this waveguide loss is calculated to be as low as 0.4 cm−1 , which should
allow for long propagation lengths.
For the wavelengths and core dimensions considered in this work, the antiresonant condition (Equation 2.11) results in minimum thickness values on the order of 100-300 nm for SiN
and SiO2 . Since ARROW antiresonant layers use the relatively broad transmission minimum of a
Fabry-Perot cavity, the thickness tolerances are not very tight. For the ARROW waveguides considered here, the tolerance is on the order of λ /10 [48], which corresponds to 40-100 nm for the
visible to near IR range. Figure 2.8 shows the difference in calculated waveguide loss when the
thickness of the antiresonant layers varies from the ideal thickness, with a 5x12 µm water-core and
3 periods of cladding layers surrounding the core.
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Figure 2.8: ARROW waveguide loss at 690 nm calculated for 3 periods of antiresonant layers surrounding the core with the design layer thicknesses and layer thickness deviations of ±10% from the
ideal thickness.
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For the waveguide structure considered here, the largest changes in waveguide loss at the
design wavelength occur when the layer thicknesses are closer to resonance. These simulations
were made for waveguides with layers at the antiresonant thickness and with structures where
the layers varied ±10% from the antiresonant thickness. For these deviations from the design
thicknesses, the minimum in the spectral loss shifts, with a red shift (longer wavelength) for the
thicker films and a blue shift (shorter wavelength) for the thinner films. While the cladding layer
thickness variations do increase the loss at the design wavelength, these 10% variations result in
losses of only 0.54 and 0.51 cm−1 for the thinner and thicker films, respectively. A cladding layer
thickness tolerance of ±10% can be easily matched by the fabrication process used in this work.
2.3.2

ARROW Structure Simulations
The waveguides discussed in the previous section have a lateral terminal layer of SiO2

and an air terminal layer on the top of the waveguide, as shown in Figure 2.9(a). These were
the structures first produced for hollow ARROWs and are referred to as the standard ARROW
design throughout this dissertation. In theory, the loss of the waveguides can be reduced by using a
structure that has an air terminal layer on three sides, as depicted in Figure 2.9(b,c). The structure
shown in (b) could be produced by etching the silicon substrate to form pedestals, upon which
the hollow waveguide would be made. In order to compare the losses of these structures, full 2D
simulations of the waveguides were performed using the rigorous Beam Propagation Method and
commercial BeamPROP software (RSoft Design Group), which was used because of its availability
at BYU. Simulation of these structures with BeamPROP requires loading of a matrix containing
the refractive index values for the structures, and MATLAB code used for this purpose is included
in Appendix E.
For comparing the relative losses of these structures, the layer design was 100 nm for SiN
and 300 nm for SiO2 . The layer thicknesses were rounded to simplify the computation process,
since the index profile matrix must be extremely large with more accurate layer thicknesses. Three
periods of these layers were used around the core, with the final layer on the top and sides of
the core set to 3.0 µm. The hollow core was set at 5x12 µm and filled with water (n=1.33), and
a Gaussian beam of 690 nm was launched into and propagated down waveguides 500 µm-long.
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(a)

(b)

(c)

Figure 2.9: Three generations of ARROW structures and simulated losses for water cores (690 nm):
(a) 1.42 cm−1 , (b) 0.639 cm−1 , (c) 0.0718 cm−1 .

After the simulation was completed, the software produced the mode profile and the effective index
of the mode (ne f f ). From this, the loss coefficient for the waveguide, αwg , was extracted using

αwg = Im ne f f

4π
,
λ

(2.12)

where αwg is in µm−1 . Multiplying this αwg by 104 puts the loss value in the customary units of
cm−1 . Using this process, the simulated losses were compared for the standard ARROWs and the
structure on the pre-etched pedestal shown in Figure 2.9(b). The simulations show that the loss is
reduced by more than a factor of two with this pre-etched pedestal structure and the air terminal
layer (standard loss: 1.42 cm−1 , pre-etched: 0.639 cm−1 ). Detailed discussion of the fabrication
and results of ARROWs on pre-etched pedestals is contained in Chapter 5. Although these devices
do allow for the desired air terminal layer on three sides, the fabrication process will create small
“shoulder” structures on the sides of the hollow core. A complication with this structure is that
the hollow core must be defined on top of a narrow pedestal. Simulations of the same structure
with the hollow-core shifted 1 µm to the right of the pedestal center results in an increased loss of
0.737 cm−1 . Due to limitations of the fabrication process, such a misalignment of the core would
be common.
A more ideal hollow-core geometry, is shown in Figure 2.9(c). Since this structure has
no such shoulders, it should result in even lower propagation losses. Simulations of this structure
show that the loss improvement could be as much as an order of magnitude over the pre-etched
pedestal design (0.0718 versus 0.639 cm−1 ). This design has the added benefit of not requiring a
critical alignment process. However, fabrication of hollow waveguides with this structure presents
many additional challenges, which are discussed in detail in Chapter 7.
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Solid-core waveguides on ARROW layers were also simulated using this layer design for
different ridge etch depths. For the solid-core waveguides, the vertical containment is provided
above the guiding SiO2 core by TIR off of the air interface and by the antiresonant cladding layers
below the core. The cross-sectional structure of solid-core ARROW waveguides is depicted in
Figure 2.5(b). Lateral confinement is provided by the ridge in the SiO2 layer. For comparison, the
ridge height was 0.5, 1.0, and 3.0 µm with a total thick SiO2 layer thickness of 3 µm. Simulated
losses were almost identical for the three depths, around 0.025 cm−1 . This is much lower than
the simulated losses for the hollow-core waveguides, even though the antiresonant layers were not
designed for the solid-core waveguide. Because of this, it should be possible to create integrated
solid and hollow ARROWs using the same antiresonant layers.
2.3.3

Integrated ARROW Design
While single, hollow ARROW waveguides can be used in a variety of applications, the

full potential of these devices lies in the capability of creating 2D networks of integrated and
connected waveguides for compact and parallel devices. As shown in the previous section, the
same antiresonant layers that provide optical confinement for the hollow-core ARROW waveguides
can provide confinement for solid-core waveguides. This allows for simple integration of solid
and hollow waveguides on a chip. Figure 2.10(a) shows a diagram of an integrated ARROW
platform with both solid and hollow-core ARROWs. This type of platform allows for the hollowwaveguide to be filled with an analyte of interest, while allowing for planar excitation and signal
collection using the solid-core waveguides. Some applications, such as fluorescence sensing of
small numbers of particles, require very small excitation volumes to decrease the fluorescence
background [50]. For these applications, excitation is provided only perpendicularly to the hollowcore waveguide, allowing for spatial separation of the excitation and fluorescence beam paths and
reduced fluorescence background. This excitation volume is confined in three dimensions by the
hollow-core waveguide cross section and the width of the solid-core waveguide, as depicted in
Figure 2.10(b). With this integrated ARROW platform, the excitation volume at the intersecting
waveguide can be as small as 85 fL [51], with a 5x12 µm hollow core and a 12 µm-wide solidcore waveguide, which is small enough for single molecule fluorescence detection [5]. These
platforms are also suitable for optical trapping and particle manipulation with liquid cores, using
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the horizontal solid-core waveguides for excitation. With air-core waveguides, this platform is
suitable for on-chip atomic spectroscopy applications, where the horizontal solid-core waveguides
provide for transmission through a gaseous media with long interaction lengths. For this platform,
the horizontal, active region of the hollow-core waveguides is 4 mm, and the ends of the hollowcore are bent to allow for sample introduction out of the optical path for excitation and collection.
The entire platform could easily be contained on a 1x1 cm chip, demonstrating the compactness of
the approach.
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Figure 2.10: Diagrams of integrated ARROW chips: (a) Full platform showing layout. (b) Crosssectional view of light transmission through the excitation volume.

In order to design integrated ARROW platforms with interfacing between solid and hollowcore ARROW waveguides, the ARROW design process is altered slightly from the design for only
hollow-core waveguides. This process begins with calculating the minimum antiresonant layer
thickness for the cladding materials and core size. After this, the thickness of the cladding layers
on the sides and top of the core are varied to account for the deposition thickness difference on these
surfaces (see Chapter 3). The layer thicknesses on the sides and the top of a rectangular waveguide
are related through a different ratio for SiN and SiO2 layers. Once these thickness differences are
accounted for, the thickness of these layers can be adjusted to allow for high transmission between
solid and hollow waveguides. The thickness of the final cladding layer can also be adjusted to
change the size of the guiding core in the solid-core ridge waveguide and improve the mechanical
stability of the hollow waveguide structure. The thicknesses of the layers can be varied within
a reasonable range to allow for an optimal design for each of these considerations. Once the
upper layer structure has been determined, the thicknesses of the bottom layers can be adjusted to
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account for other considerations, such as wavelength filtering to reject the excitation wavelength.
This integrated design optimization is conducted with custom-written code by our collaborators at
UCSC. After designs are completed, hollow waveguide performance is verified by simulation with
the full 2D structure using FIMMWAVE.
Once the design is completed and approved by me and Dr. Hawkins, the devices begin
the fabrication process. After fabrication and waveguide evaluation, the completed integrated platforms can be used for a variety of applications with liquid and air-filled cores. Most of the optical
testing is conducted at USCS, due to the availability of equipment and the expertise in optical
testing methods of Dr. Schmidt’s research group. The remainder of this dissertation will discuss
my contributions to the ARROW sensor project through fabrication of low-loss waveguides that
perform more closely to the designed and simulated structures.
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Chapter 3
ARROW Fabrication
The fabrication method for creating integrated ARROW waveguides was developed to take
advantage of traditional silicon fabrication techniques and equipment available in the IML at BYU.
Silicon substrates with <100> orientation were chosen to facilitate cleaving, which is used to
create optical facets with both solid and hollow-core waveguides. With <100> silicon wafers,
the orientation of the silicon crystal lead to perpendicular breaks as the wafer is cleaved, which is
desired for creating high-quality optical facets for waveguides. Due to the equipment present in
the IML, all silicon substrates used in this work were four inches in diameter.

Sacrificial Material

Antiresonant
Layers

Silicon
Substrate

(b)

(a)
Top Antiresonant
Layers

(c)

Hollow
Waveguide

(d)

Figure 3.1: Basic process flow for hollow ARROW fabrication: (a) Antiresonant layers deposited on
a silicon substrate. (b) Sacrificial core material deposited and defined. (c) Top antiresonant layers
deposited. (d) Sacrificial core exposed and removed.

The basic process flow for hollow-core ARROW waveguide fabrication is shown in Figure 3.1. First, antiresonant layers are deposited by plasma-enhanced chemical vapor deposition
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(PECVD) on the silicon substrate to keep light from leaking into the high-index silicon substrate.
The PECVD films used in this work consist of silicon nitride (SiN) and silicon dioxide (SiO2 ).
Next, the sacrificial core is deposited and defined by photolithography, and either positive photoresist or SU-8 are typically used. The choice of core material affects the geometry of the hollow-core
waveguide as well as the etchant used for core removal.
After the sacrificial core is deposited and defined, the top antiresonant layers are deposited
by PECVD to provide light confinement on the sides and top of the waveguide. The final top
layer is deposited thicker than the other layers (typically 3-4 µm) for mechanical stability of the
hollow channel. Finally, the tips of the sacrificial core material are exposed by cleaving the wafer
or plasma etching through the top layers, and the sacrificial material is removed by acid etching,
completing the hollow waveguide. Each of the processes employed in the fabrication of ARROW
waveguides is described in detail in this chapter.
3.1

PECVD
Plasma-enhanced chemical vapor deposition has long been used in semiconductor, MEMS,

and optics applications since it allows for fairly low-temperature deposition of many different
thin films, including dielectrics. Some of the most commonly used films deposited by PECVD
include silicon dioxide (SiO2 ), silicon nitride (SiN), and silicon oxynitride (SiON). Some of the
common applications for these materials include: electrical isolation [52], passivation [53], optical
waveguides [54], and optical coatings [55], [56]. For our ARROW waveguides, it is necessary to
use materials for the antiresonant layers that are optically transparent and non-absorptive in the
desired operation wavelength ranges of visible and near-IR. Because of the ease of deposition with
PECVD and their optical transparency, SiO2 and SiN films were chosen for the antiresonant layers
for our ARROW waveguides.
While very high-quality SiO2 and SiN films can be grown using thermal CVD or lowpressure CVD (LPCVD), the energy for the reaction is supplied by heating the wafer to very high
temperatures. The high temperatures that are usually required (500-900◦ C) with these deposition
methods limit the materials that can be used underneath these films. PECVD is attractive for many
applications because it allows for the deposition of fairly high-quality films at much lower temperatures, often in the range from 250-400◦ C. Although the SiO2 and SiN films deposited by PECVD
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typically have lower film quality and density, lower dielectric breakdown, lower thermal stability,
and higher defect density than the corresponding thermal or LPCVD films [57], the benefits of
the lower temperature deposition make PECVD films attractive for many applications. The lower
processing temperature of PECVD allows for processing to be compatible with a much broader
range of materials, including organic materials such as photoresist, which is necessary for the upper antiresonant ARROW layers. While LPCVD could be used to deposit the antiresonant layers
below the sacrificial core, PECVD was used for all of the layers due to availability of equipment
in the IML.
Reactions for stoichiometric SiO2 and SiN are shown in (3.1-3.2). PECVD oxide deposition produces an amorphous film that is nearly stoichiometric, with the reaction similar to (3.1),
with very little hydrogen or nitrogen incorporation in the film. While LPCVD SiN can be deposited
with the stoichiometric composition, PECVD deposition in our temperature range (250-300◦ C) has
a large degree of hydrogen incorporation, with the hydrogen terminating uncompensated binding
sites on both the silicon and nitrogen. Because of this, the amorphous deposited silicon nitride film
is often described as a ternary solid-solution alloy SiNH, where the Si/N ratio can be approximately
1.08 and the hydrogen incorporation can be up to 30 at.% [58, 59].
RF+heat

SiH4 + 2N2 O −−−−−→ SiO2 + 2N2 + 2H2

RF+heat

3SiH4 + 4NH3 −−−−−→ Si3 N4 + 12H2

(3.1)

(3.2)

Two PECVD tools are used in the IML, with one dedicated to SiN growth (PECVD1) and
the other dedicated to SiO2 (PECVD2). Both tools are very similar to the diagram of a typical
PECVD system that is shown in Figure 3.2 with the essential components indicated. First, deposition must take place at low pressure, so a vacuum pumping system and vacuum chamber are
required, and the systems we use are capable of reaching ultimate pressures of about 0.01 Torr.
Second, the system requires a way to carefully control source gas flow, so a mass flow controller
(MFC) is used for each gas. The source gases used in the IML are shown in Table 3.1. The gases
are mixed in a manifold and introduced into the reaction chamber through a showerhead, which
helps to create uniform dispersion of the gaseous precursors. The design of the reactor chamber
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also improves the reactant flow uniformity, with the vacuum port positioned directly under the
center of the wafer holder or susceptor. As gases are introduced into the chamber, an automatic
pressure control valve adjusts to maintain the chamber pressure at the process set point in the range
of 0.6-1.0 Torr. An RF power generator provides the energy for decomposition of the precursor
gases, allowing the reactions to proceed at low temperatures. Both of our tools use RF generators
that supply up to 300 W at 13.56 MHz. A matching network is placed between the RF generator
and the chamber and provides automatic tuning of variable capacitors to match the impedance of
the load (the plasma chamber) to the impedance of the RF generator and cable. This is necessary
to minimize the reflected RF power, which prolongs the life of the RF generator and allows for as
much of the RF power as possible to be coupled into the plasma.
The wafer is placed on the heated susceptor plate, which is maintained at 250-300◦ C. The
heat from the susceptor plate is transferred very evenly throughout the silicon wafer because of
the high thermal conductivity of silicon. As the precursor gases enter the chamber, the RF energy
causes the decomposition of the gases, which produce the reactant species for film deposition.
Once species are adsorbed on the substrate surface, low kinetic energy species move very little,
while others may move along the surface until they lose energy. The substrate heating increases
the surface mobility of adsorbed reactants, which then have sufficient energy to move around the
surface of the substrate, increasing the quality and density of the growing film.

Table 3.1: Process gases used in PECVD deposition in the IML.
Gas

Purpose

N2 O
NH3
SiH4 (5%) / He (95%)
CF4 (80%) / O2 (20%)

Oxygen source for SiO2 deposition
Nitrogen source for SiN deposition
Silicon source for both film depositions
Chamber cleaning

Refractive indexes for our PECVD films are typically 1.46-1.47 for SiO2 and anywhere
from 1.95-2.15 for SiN. For SiO2 deposition, the index is relatively constant for normal growth
conditions. Silicon-rich SiO2 films can be deposited with indexes as high as 1.58 by dramatically
increasing the ratio of the silane (SiH4 /He) to nitrous oxide (N2 O) source gases. The refractive
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Figure 3.2: Diagram of a typical PECVD system.

index for SiN can also be modified by adjusting the ratio of the ammonia (NH3 ) to silane (SiH4 /He)
feed gases, which changes the relative composition of silicon in the deposited film. With both
SiO2 and SiN films, films with higher degrees of silicon incorporation have increased refractive
indexes because of the high index of the silicon (n≈3.5). Because of the stability of the index of
deposited SiO2 films, the recipe does not require adjustment from one antiresonant layer deposition
to another. For deposition of antiresonant SiN layers, however, it is often necessary to slightly
adjust the gas ratio between successive layer depositions to achieve the target refractive index for
the deposited layer.
The index and other film characteristics of SiN are also very dependent on the deposition
chamber conditions. Because of this, the chamber is conditioned or seasoned by pre-deposition of
nitride to coat the walls of the chamber before any nitride is deposited for ARROW fabrication.
This chamber seasoning must be performed after each thorough chamber cleaning and after the
more frequent simple cleaning when only the powdery build-up is removed from the chamber
walls. Not only does the chamber seasoning improve the stability of the refractive index, but it also
improves the wafer-scale and run-to-run deposition uniformity. While not necessary to improve
the index stability of SiO2 films, seasoning the chamber before SiO2 deposition also improves
deposition uniformity.
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With both types of films, there is potential for undesired atoms to be incorporated into the
films during deposition. Hydrogen incorporation in the films has already been discussed. Because
of the non-reactivity of helium, it is not incorporated into the films, but could potentially be trapped
in voids in the films. However, the small size of the helium atom allows for it to easily permeate
and escape the low-density PECVD films. For deposition of SiO2 , the nitrogen present in the process chamber is not incorporated into the growing film because oxygen atoms can readily locate
silicon atoms within the amorphous film [57], and the oxygen atoms fill up the silicon bonding sites
before the nitrogen can bond. For SiN deposition, in addition to the hydrogen incorporation, oxygen is preferentially incorporated in the nitride film, even at low concentrations. Oxygen can enter
process gas mixture through leaks or by desorption from the chamber walls. Any oxygen contamination causes the deposition of SiON, which lowers the refractive index of the film. Because of
this, it is important to eliminate any leaks in the vacuum chamber and to sufficiently evacuate any
oxygen from the process chamber before film deposition. Normal practice involves pumping down
the SiN process chamber for about 5 minutes before flowing the feed gases and starting deposition.
Early in our fabrication of ARROW waveguides, PECVD1 was used for both SiN and
SiO2 deposition. Because of the risk of contaminating the SiN films, careful chamber cleaning and
preparation was required when switching from SiO2 to SiN deposition. The cycle for ARROW
layer deposition involved seasoning the chamber, growing the antiresonant SiO2 layer, cleaning
the chamber thoroughly, seasoning thoroughly for SiN, and finally growing the antiresonant SiN
layer. The acquisition of the new PECVD tool allowed the dedication of each tool to a single film
and resulted in greatly improved fabrication throughput. Because of the low rate of SiO2 deposition
in PECVD1 (∼20 nm/min) and the large amount of powder that accumulated during deposition,
PECVD1 was dedicated to SiN, where thinner films are typically required for ARROW fabrication.
The new tool, PECVD2, was dedicated to SiO2 deposition. SiO2 deposition in PECVD2 occurs at a
much higher rate (∼45 nm/min) and with much less powder build-up than deposition in PECVD1.
Having dedicated tools for deposition of the two films has decreased the average time for the
deposition of a pair of films from more than four hours to less than an hour. Deposition time for
a full ARROW stack of six SiN layers and six SiO2 layers (including a 4 µm SiO2 layer) has
decreased from roughly 30 hours to around 10, including chamber cleaning times. Throughput
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and consistency of ARROW layer fabrication was greatly improved with the addition of PECVD2,
but this required development and characterization of new film deposition recipes.
3.1.1

Conformal Films
One consistent problem with PECVD films coating the sacrificial cores is caused by the

non-conformal deposition process. Step coverage or conformality is the ability of a thin film
coating to replicate the surface topography of the underlying substrate. Achieving good PECVD
layer conformality is critical for creating robust waveguides. A perfectly-conformal film would
equally coat all sides of any topographical feature, including the rectangular sacrificial cores used
for ARROW waveguide fabrication. While PECVD deposition can be more conformal than other
methods, the coating is not perfectly conformal, and films are deposited more thickly on horizontal
surfaces than on vertical surfaces, as shown in Figure 3.3. As film thickness increases on top
of a structure, such as the rectangular sacrificial core, the reactant species are readily available
near the top corners, causing thick film deposition. The lower corners, however, are sheltered and
shadowed by the top corners, reducing the ability of species to diffuse to the lower corners and
causing thinner film deposition at these points.

(a)

(b)
SiO2
th
SU-8

Silicon

SiO2
SU-8

tv

5 µm

Silicon

th
tv

5 µm

Seam

Figure 3.3: SEM images of PECVD SiO2 over SU-8 showing: (a) good conformality with th /tv =1.40
and (b) poor conformality with th /tv =1.81 .

As the film accumulates on the horizontal and vertical surfaces near the lower corner, the
films grow separately on the two surfaces at first and then grow together. Where the two films
join at the corner, a seam is formed (see Figure 3.3(b)). Because this seam is the junction of two
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essentially disparate films, the films may not adhere well, resulting in weakness in this region.
During sacrificial core removal, cracks often develop at this juncture and can cause catastrophic
failure of the channels, as shown in Figure 3.4. The thinned deposition at the lower corner and the
seam formation are more severe for deposition of our SiO2 than for SiN and are most severe for
thicker (>500 nm) films.

5 µm

SiO2

Hollow Channel
Seam Crack
Silicon

Figure 3.4: SEM image of a hollow channel broken during sacrificial core removal, where the break
occurred at the lower corner seam in the SiO2 film.

Conformality also affects the optical properties of ARROW waveguides with rectangular
cores. The unequal film thicknesses on the top and sides of the core increase the waveguide loss and
change the wavelength dependence for the waveguide. This can be accounted for in the ARROW
design if the ratio of deposited film thicknesses on the top and sides of the waveguide is known [60].
The ratio can be determined by measuring the deposited film thicknesses on the sides and top
of a rectangular SU-8 line, and this conformality ratio can then be used in the ARROW design
to account for the unequal film deposition thicknesses. Designs are tailored to give the correct
thickness of the vertical layers for a given horizontal film deposition thickness, since the loss is
more affected by thickness variations in the side layers than in the top layers, as discussed in
Chapter 2.
PECVD processes produce very different conformalities according to growth parameters.
In general, if the rate of reactant species arrival everywhere on the substrate exceeds the reaction
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rate everywhere on the surface, the resultant film will exhibit good conformality [61]. Achieving
this condition is no simple matter because of the many parameters that can be varied for a PECVD
process, including process pressure, RF power, temperature, and gas flows. In order to characterize
the conformality of deposited films, rectangular structures were created by patterning 5 µm-tall
SU-8 lines, and a single SiO2 or SiN film was deposited on top of each structure. Then, the lines
were cleaved to expose the cross section and imaged using SEM to measure the thickness ratio of
the films on the sides and top of the rectangular core. This technique gives an accurate measure of
the conformality of a given deposition process which can then be used, along with other metrics,
to determine the optimal recipe for ARROW layer fabrication.

Table 3.2: PECVD2 SiO2 deposition recipes for conformality characterization.
Power
(W)

Pressure
(Torr)

SiH4 /He
(sccm)

N2 O
(sccm)

Index

Variation
(%)

Conformality
th /tv

20
20
33
20
20
26
20
26
26
26
20
30
20

0.6
0.6
1.1
0.6
0.9
1.2
0.6
1.2
1.3
1.1
1.1
1.1
1.1

119
132
198
158
132
125
198
158
125
198
132
198
198

34
140
60
140
10
16
180
29
16
60
10
10
10

1.468
1.463
1.455
1.474
1.474
1.470
1.488
1.464
1.490
1.472
1.492
1.560
1.543

1.84
3.81
5.77
1.98
6.59
4.05
2.07
6.83
4.85
9.92
8.33
7.69
9.40

1.720
1.680
1.652
1.606
1.559
1.535
1.485
1.482
1.446
1.414
1.370
1.300
1.232

The conformality for SiN films deposited in PECVD1 was relatively constant with a ratio
(th /tv ) of approximately 1.32. The results for a number of experiments with SiO2 deposition in
PECVD2 are shown in Table 3.2, sorted by conformality ratio. In general, more conformal film
coatings were obtained for high deposition pressures and low RF powers. The most uniform depositions occurred for low RF power depositions at low process pressure. For ARROW layers below
the sacrificial core, the conformality of film coatings is irrelevant, so PECVD recipes are chosen
to give the best wafer-scale uniformity. For layers that are deposited after the sacrificial core, par31

ticularly any thick layers, it is essential to have deposition recipes that produce conformal films.
However, since more conformal films tend to be less uniform, a trade-off exists between uniformity
and conformality. Also, the more conformal SiO2 films that were measured tended to have higher
refractive indexes than less conformal films. While the higher index can be accounted for in the
antiresonant layer design, high-index oxide films tend to mean the film is silicon-rich. This can
affect other aspects of the film including residual stress, roughness, loss and photoluminescence.
Because of this, high-index oxide films were avoided.
Table 3.3 shows current recipes for ARROW layer deposition using PECVD1 for SiN and
PECVD2 for SiO2 films. Recipes for SiN and SiO2 -1 have been optimized for uniformity and stability and are currently used for deposition of all antiresonant layers below the core. The SiN and
SiO2 -1 recipes are also used for deposition of thin (<400 nm) top cladding layers on ARROWs
because of the good uniformity. These recipes result in typical deposition thickness variation of
2-3% across a standard 4-inch wafer. Recipe SiO2 -2 has been optimized for its improved conformal coating over the rectangular cores and is used for deposition of the thick top oxide layer for
ARROW waveguides.

Table 3.3: PECVD SiN and SiO2 deposition recipes for ARROW waveguides.
Parameter
RF Power
Pressure
Gas 1
Gas 2
Rate
Conformality Ratio
Thickness Variation

PECVD1
SiN
70
1.000
NH3
9.1
SiH4 /He
192
14
1.21
3%

PECVD2
SiO2 -1
SiO2 -2
20
0.600
SiH4 /He
119
N2 O
34
45
1.69
2%

26
1.100
SiH4 /He
132
N2 O
29
35
1.41
7%

Units
(W)
(Torr)
(sccm)
(sccm)
(nm/min)
th /tv

Both PECVD1 and PECVD2 are equipped with large, heated wafer susceptor plates that
are designed to allow for simultaneous film deposition on several substrates. The susceptor in
PECVD1 is 11 inches in diameter, which is large enough for up to 5 wafers to fit at a time.

32

PECVD2’s susceptor is even larger, about 18 inches in diameter and can fit more than 14 4-inch
wafers. While both tools could accommodate several wafers at once, film deposition uniformity in
both tools decreases with increased distance from the center of the susceptor. The most uniform
film deposition is achieved when the process wafer is placed directly in the center of the susceptor,
and the thickness variation numbers discussed here are for cases where the wafer is centered. Additionally, because of the large size and smooth surfaces of both susceptor plates, wafers tend to
slide across the plates during chamber pump down, even with well-leveled plates. Because of this,
dummy spacer wafers are placed around each process wafer to keep them immobile during film
deposition. An added benefit of this use of spacer wafers is that the deposition uniformity improves
slightly towards the edges of the process wafer. This is because the spacer wafers used are the same
thickness as the process wafer, reducing both electrical and gas transport related abnormalities that
occur at the edges of an isolated, raised wafer surface on a otherwise flat bottom electrode plate. In
addition to the large spacer wafers used for immobility, small wafer pieces are arranged very close
to the process wafer edge to extend this buffering effect around the entire wafer circumference.
3.1.2

Photoluminescence
Hollow ARROW waveguides are particularly useful for fluorescence sensing applications,

including very sensitive fluorescence detection of biological particles in aqueous solutions [51,
62]. In sensing applications, the desired signal must be distinguishable from the fluorescence
background for reliable detection. Silicon, SiN, and SiO2 have long been known to photoluminesce
in the visible and near-IR range [63,64]. For our ARROW waveguides, we investigated the relative
photoluminescence (PL) contributions of PECVD SiN and SiO2 deposited in the IML. For our PL
tests, a HeNe laser (λ =632.817 nm) was used for normal excitation of the samples, and an objective
(50x, 0.5 NA) was used to couple light into a LabRAM HR spectrometer (Horiba Jobin Yvon) to
collect the emitted spectral data. PL intensity was measured for a bare silicon wafer and 150 nmthick SiN and SiO2 layers on silicon. After data collection, the PL contribution for the silicon was
subtracted from the data for the SiN and SiO2 layers, and the resulting data is shown in Figure 3.5.
Figure 3.5 shows that, for layers of equal thicknesses, the PL of PECVD SiN is significantly
higher than that of SiO2 in the measured wavelength span. Although our ARROW waveguide
design calls for a greater total thickness of oxide than of nitride, the much higher PL per unit
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Figure 3.5: Relative PL intensity for 150 nm-thick SiN and SiO2 with excitation at 633 nm.

thickness for SiN indicates that the nitride layers are the main source of background fluorescence
in the ARROW waveguide structure.
The characteristics of PECVD SiN films vary greatly according to growth parameters. In
order to minimize the background fluorescence for ARROW waveguides, we investigated how
the PL of SiN varies with the refractive index of the film and the substrate temperature during
deposition. As many of our fluorescence sensing applications utilize excitation at 633 nm and
a detection window in the wavelength range of 660-780 nm, we have focused on the PL in this
range. The index of the SiN films was adjusted by altering the ratio of gas flows (SiH4 /NH3 )
and measured using an ellipsometer. Increasing the percentage of SiH4 flow increases the ratio of
silicon to nitrogen in the deposited film and increases the refractive index. In order to measure the
relative PL contribution for SiN layers with different indexes, layers with equal thicknesses and
refractive indexes from 2.00-2.15 were deposited on silicon wafers at 250◦ C. Figure 3.6 shows the
relative PL intensity of these nitride layers after deducting the the silicon contribution.
Figure 3.6 shows that the PL intensity for SiN tends to decrease with decreasing index.
Others have reported that the PL of silicon nitride originates from defects and dangling bonds in
the amorphous silicon nitride films [65]. Since high index nitride films have more silicon than low
index films, it is likely that the PL centers in the film are increased by greater relative numbers of
silicon atoms.
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Figure 3.6: Relative PL intensity for SiN films with different refractive indexes with 633 nm excitation.

Others have reported that PECVD SiN films deposited at higher temperatures tend to have
reduced PL [64]. To compare the PL intensity for SiN at different temperatures, we deposited
films with the same thickness (300 nm) and refractive index (2.05) at 250◦ C and 300◦ C. These
temperatures were chosen because they are in the range that is compatible with our fabrication
equipment and processes. Figure 3.7 shows the resulting measured PL spectra after deducting the
contribution from the silicon wafers. The data indicate that the PL intensity is lower for SiN films
deposited at 300◦ C than at 250◦ C, as expected.
ARROW waveguides fabricated with PECVD SiN and SiO2 films will have background
fluorescence containing contributions from PL of the silicon wafer and the antiresonant SiN and
SiO2 layers. The fluorescence from the silicon wafer is unavoidable, since we have committed
to using silicon substrates for their low cost and ease of cleaving. The fluorescence contribution
from the SiN films is much larger than for SiO2 films. However, the PL from SiN layers can be
greatly reduced by depositing low-index films at high temperature, and this should lower the total
background fluorescence for completed ARROW waveguides. Due to other design considerations,
it was determined that SiN films with an index of 2.05, deposited at 300◦ C, would be used to create
low-PL ARROW waveguides.
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Figure 3.7: Relative PL intensity for SiN films deposited at 250◦ C and 300◦ C with 633 nm excitation.

3.2

Photolithography
Photolithography is a process that is critical to parallel processing of semiconductors, al-

lowing for very fine patterns to be transfered from a photomask to a wafer. A simplified diagram of
the photolithography process is shown in Figure 3.8. Lithography relies upon light-sensitive material, called photoresist, that is deposited on clean substrates. Selective exposure of the photoresist
with UV light through a photomask transfers the pattern from a mask into the photoresist. Two
different types of photoresist are used: negative and positive, and they are named for their behavior
upon exposure to light. With negative photoresist, the portions of the resist that are exposed are
made less soluble in developing chemicals, while the exposed portions of positive resists become
more soluble in developers. After dissolving away the unwanted portion of the resist in the developing chemical, the completed pattern emerges. As shown in Figure 3.8, the same photomask
pattern can produce inverted images with the two types of photoresist.
Since photoresists are light-sensitive, special precautions must be used when handling
them, much like with photographic film. Part of the IML is equipped with special yellow lights
that filter out UV light, allowing for handling and processing of photoresists without inadvertently
exposing them. Figure 3.9 shows more detailed process flows for the two types of photoresists.
First, for good photoresist adhesion with the substrate, usually either silicon or glass wafers, it
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Figure 3.8: Basic photolithography processing for positive and negative UV-sensitive photoresists.

is important to have a clean, dry surface. Because of this, wafers are often cleaned with piranha
(H2 SO4 + H2 O2 ) to completely remove any organic contaminants on the wafer surface. After this,
the wafers are dehydration baked to completely remove any water from the surface that can interfere with the photoresist adhesion. We use a clean oven and bake the wafer for at least 10 minutes
at 150◦ C to ensure sufficient dehydration. At this point, sometimes an adhesion promoter, such as
hexamethyldisilazane (HMDS), is used to prime the substrate surface and improve adhesion of the
photoresist pattern to the wafer. This is most necessary for very fine patterns or for surfaces such
as glass, on which photoresist adhesion is naturally very poor. Following substrate pretreatment,
the wafer is mounted on a spinner, a small puddle of liquid photoresist is poured on the center
of the wafer, and the wafer is spun at high speed to spread the photoresist to an even thickness.
This spinning process can result in a very uniform coating of photoresist on the wafer surface,
where the speed and time of spinning affect the thickness of the film. At this point, the photoresist
film contains a large degree of solvent, and this must be removed prior to further processing. Soft
baking is the process where the solvent is slowly evaporated out of the photoresist, densifying and
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solidifying the film. The soft baking is conducted by placing the wafer directly on a level hotplate
for a few minutes.
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Figure 3.9: Typical processing flow for positive and negative photoresists.

After soft baking, the photoresist film is ready for UV exposure. In the IML, we use the
Karl Suss MA150 contact aligners (Karl Suss, Waterbury, VT) which are calibrated to deliver 10
mW/cm2 at 365 nm. The photomasks used are glass with chrome reflective layers, where the
chrome has been selectively removed to create the mask pattern. The photomask is placed in
contact with the resist-coated wafer and exposed with UV light to transfer the pattern to the resist.
The required exposure dose depends upon the type of photoresist and the thickness of the film.
With the contact aligners, four different settings for exposure are available in order of decreasing
separation between the mask and wafer: proximity, soft contact, hard contact, and vacuum contact.
In general, smaller separations between the mask and the wafer produce higher fidelity pattern
transfer. Large separation during exposure results in diffraction and leads to widening or shrinking
of the photoresist features and can also change the profile of the photoresist features [66].
The processing steps diverge for positive and negative resist after exposure, as shown in
Figure 3.9. Exposure is followed by development for positive resist, where the wafer is immersed
in a liquid developer, which selectively removes the exposed portion of the resist. This is followed
by rinsing with DI water and drying with nitrogen, revealing the completed pattern. For negative
photoresist, UV exposure initiates the cross-linking process, which causes the exposed portions of
the resist to become less soluble in the developer. However, before development, it is necessary
to post-exposure bake (PEB) the resist to cause these cross-linking reactions between the polymer
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chains. After PEB is complete, the unexposed resist is removed by dissolution in the proper developer, and the pattern is complete. For both types of resist, the final processing step is optional hard
baking, which serves to further densify the photoresist film, increasing its stability. Hard baking
is important particularly if the photoresist will be used as an etch mask for wet or dry etching
processes.
In the work described in this dissertation, several types of photoresist were used. The positive photoresists AZ3330 and AZP4620 (AZ Electronic Materials, Somerville, NJ) and the negative
resist SU-8 (MicroChem Corp., Newton, MA) were used as sacrificial materials for the fabrication
of hollow waveguides. AZ3330, AZP4620, SU-8, and the positive resist SPR220 (Rohm and Haas
Electronic Materials, Philadelphia, PA) were also used as etch masks for a variety of processes
critical to the fabrication of integrated ARROW sensor platforms. The specific processing for each
of these photoresist applications are described later in this dissertation.
3.3

Sacrificial Cores
Many methods of creating hollow microchannels with planar silicon or glass substrates

have been investigated over the past few years. Two of the approaches commonly used to create
hollow microchannels or waveguides are wafer bonding [67–69] and sacrificial etching [70, 71].
Wafer bonding usually consists of creating a structure by etching grooves into the surface of a
wafer. Once the grooves are formed as desired, another wafer is chemically bonded over the top
to complete the microchannel and form a strong structure. Wafer bonding works very well for
some applications, although strong bonds can be difficult to form with large substrates. Most
bonding requires extremely clean surfaces with a very high degree of flatness [29], so bonding can
be very difficult when structures have large topography or high density. Another disadvantage of
this approach is that the bonding silicon or glass surfaces usually requires high temperatures, often
hundreds of degrees Celsius, which means that many materials are incompatible with this method.
Microchannel fabrication using sacrificial etching consists of depositing and patterning a
sacrificial material, which is then coated with another material to form the walls of the microchannels [72]. The sacrificial core must be removed to complete the microchannels, which is usually
done with either acids or solvents. This type of channel fabrication is very compatible with standard silicon processing techniques for surface micromachining. Although this approach allows
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for parallel processing on many different substrates, the biggest drawback of this method is that
sacrificial material removal can be very slow. The small cross sections of the core do not allow the
removal liquid to circulate easily, limiting the core removal rate. For channels with only openings
at the ends of the channels, core removal can be modeled as a diffusion-limited process. The core
removal time, t, versus channel length, L follows a square-root time dependency, given by

L(t) ≈

p
2 kn D c0 t,

(3.3)

where kn is a constant relating to the channel geometry, D is the diffusion coefficient of the etchant
in the channel, and c0 relates to the active etchant concentration [73, 74]. For channel lengths on
the order of 1 cm, sacrificial core removal times can be very long for some materials. For many
applications that rely upon diffusion-limited sacrificial etching, additional etch holes are added
to accelerate material removal. While this has shown to be compatible with some waveguide
fabrication [71], for the optical waveguides that we fabricate, this would introduce additional loss.
Although fabrication of ARROW waveguides has been demonstrated with wafer bonding with
core sizes in the 10s of µm range [43, 75], we have chosen to investigate ARROW fabrication
using sacrificial etching. Some of the sacrificial core materials investigated include aluminum [74],
SU-8, and positive photoresist.
3.3.1

SU-8
SU-8 was originally developed and patented by IBM over 20 years ago [76]. SU-8 is a

negative tone, near-UV, high resolution, chemically-amplified photoresist polymer, which is photosensitive from 300-400 nm [77]. The transparency of SU-8 allows for high aspect ratio patterning with smooth, near-vertical sidewalls. After development and hard baking, the SU-8 also
exhibits high thermal and chemical stability due to the highly cross-linked epoxy rings of the SU-8
molecules [78]. These properties of the SU-8 polymer make it very attractive for use in microelectromechanical systems (MEMS) and micro-opto-electromechanical systems (MOEMS) that
often require 3D patterning of high aspect ratio structures [79].
SU-8 is commonly used in these technologies, both as a temporary and a permanent structure [77], with some example applications shown in Figure 3.10. SU-8 is used as a temporary
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photoresist for patterning of other layers and for plating and deposition [80]. It is also used as
a structural material in microfluidic devices [81], inkjet nozzles [82], and atomic force microscope (AFM) probe tips [83]. Some other applications for SU-8 include use as an electroplating
mold [80], a packaging coating [84], and a wafer bonding material [85]. Many other applications
for SU-8 have been recently demonstrated, including as a low-cost material for the fabrication of
large micro-mirror arrays [86] and microdeformable mirrors [87].

SU-8 Applications

Permanent

Temporary

Sacrificial
Layers

Plating/
Deposition

MEMS
(LIGA, Bumping)

Etch Masks
(Wet Etch, Dry Etch, DRIE)

Soft Lithography
(Nanoimprinting)

Optoelectronics
(Optical Waveguides)

Microfluidics
(Inkjet Heads, Micro-valves)

Optics (Deformable
mirrors)

Advanced Packaging
(Encapsulation, Bonding)

Figure 3.10: Example applications for SU-8 as a temporary and permanent material.

The use of SU-8 as a sacrificial core for hollow waveguides benefits from several characteristics of the material. First, simple direct UV exposure and development of the SU-8 can produce
features with nearly vertical, smooth sidewalls. Second, the high degree of cross-linking makes it
very chemically and thermally stable. In the temperature range that SiN and SiO2 are deposited by
PECVD in the IML, around 250◦ C, SU-8 does not reflow like many other resists but maintains the
rectangular cross-section which is desired for hollow ARROW waveguide geometries.
SU-8 application begins with pretreatment of the substrate. In ARROW fabrication, the
substrate either consists of a bare silicon wafer or a wafer coated with SiN or SiO2 . The substrate
is prepared by dehydration baking in an oven at 150◦ C for at least 15 minutes. Next, the SU-8 is
applied by pouring and spin-coated to produce a film with uniform thickness. After this, the wafer
is soft baked on a hotplate to evaporate the solvent and densify the film. The soft bake is followed
by UV exposure, and the optimal exposure dose depends on the film thickness and processing
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parameters. Next, the SU-8 must be post-exposure baked (PEB) on a hotplate to selectively crosslink exposed portions of the film. This is followed by immersion development in SU-8 developer
(MicroChem). The wafer is removed from the developer and rinsed with isopropyl alcohol (IPA).
Finally, the SU-8 is hard-baked at high temperature (150-300◦ C) to further cross-link the material,
increasing its hardness and chemical and thermal stability.
The thickness of the deposited SU-8 layer is dependent both on the quantity of material
dispersed and on the speed and acceleration used during the spin coating. Early SU-8 recipes used
in ARROW fabrication employed a single spin coating speed with constant acceleration, but this
often produced inaccurate and non-uniform film thicknesses. The biggest problem encountered
with a single spin speed for SU-8 application is that slower spin speeds, which are required for
thicker films, lead to very pronounced edge bead formation. Edge bead is a raised portion of the
material that accumulates on the edge of the wafer during spin coating. Surface tension of the
material holds excess material on the edge of the wafer, forming a bead that can be many times the
thickness of the film on the rest of the wafer surface.
Thick edge beads cause complications with accurate mask alignment and pattern transfer
during UV exposure steps. This is mainly because the thick edge bead causes separation between
the mask and the wafer, making it very difficult to align the mask to pre-existing patterns on the
wafer and allowing for diffraction effects to alter the exposed pattern. Ideally, a good SU-8 recipe
would produce very repeatable, uniform coatings with no edge bead. In general, for a given SU-8
formulation, faster spin speeds produce more uniform and consistent film thicknesses and smaller
edge beads. For these reason, our original SU-8 formulation of SU-8 5 was replaced with SU-8
10, allowing for faster spin speeds to achieve our target core heights of about 5 µm.
Typically, application of the SU-8 layer begins by pouring a small puddle of SU-8, approximately quarter-sized, directly in the center of the wafer. Puddles of this size generally use about 2
mL of SU-8. Optimal SU-8 characteristics were achieved by using a three step spinning process,
as shown in Table 3.4. The first step is a slow spread cycle that allows for gently spreading of the
SU-8 puddle. The second step is the spin cycle, where the long spin time allows for the SU-8 film
to attain a uniform thickness across the wafer. Finally, the third step is used with very high speed
and acceleration to drive off much of the material forming the bead on the edge of the wafer. By
keeping steps 1 and 3 constant, the spin speed on step 2 can be varied to give a wide range of film
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thicknesses with uniform coating and small edge bead formation. The SU-8 film height versus spin
speed can be seen in Figure 3.11, allowing for predictable film thicknesses from 5-20 µm, where
the SU-8 height was measured with a profilometer (Tencor Instruments).

Table 3.4: Optimal SU-8 spin recipe for 5 µm (final height) sacrificial cores.
Step

Spin Speed
(RPM)

Acceleration
(RPM/s)

Time
(s)

500
4400
6000

100
1200
6000

6
60
2

1
2
3

30
Data
Exponential Fit

Film Height ( m)

Film Height (µm)

25

20

15

10

5

0
0

1000

2

2000
3000
4000
Step Spin Speed (RPM)

5000

6000

2nd
nd

Step Spin Speed (RPM)

Figure 3.11: SU-8 10 layer thicknesses with different spin step speeds; circles: measured data; line:
exponential fit.

This SU-8 spin-coating process results in very uniform coating, typically less than 2%
variation across the wafer for 5-10 µm-thick films. Also, the SU-8 tends to planarize over any
small raised features on the wafer, resulting in a fairly flat surface after coating. Because of this,
for a target SU-8 thickness, Ht , on top of a small (less than 100 µm wide) feature with height H f ,
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the SU-8 spin speed is chosen so that the height from the spin curve, Hs , satisfies Hs = H f + Ht .
Achieving this target thickness, Ht , is particularly important when SU-8 cores are deposited on top
of pre-etched substrate pedestals and to ensure that features will be protected when SU-8 is used
as an etch mask.
For use as a sacrificial core, it is desirable for the SU-8 to have a rectangular cross section
and very smooth sidewalls. However, depending on the processing after SU-8 application, the final
shape of the 9-15 µm-wide SU-8 lines can be quite different [88]. Figure 3.12 shows SEM images
of some example SU-8 line profiles produced in the IML. One of the common problems with SU-8
cores occurs when the bottom corners of the SU-8 pull in from the substrate, and this can lead
to additional weakness in the PECVD films after deposition (see Figure 3.12(b,d)). While crosslinked SU-8 can be very thermally stable, partial reflow is still possible with temperatures above
250◦ C, causing rounded upper and lower corners, as shown in Figure 3.12(c). Non-optimized
processing can also produce SU-8 cross sections with a significant overhang, with an extreme
example shown in Figure 3.12(d).

(a)

(b)

5 µm

5 µm

Ideal Profile
Corner Pull-in

(c)

(d)

5 µm

10 µm

Overhang
Reflow
Corner Pull-in

Figure 3.12: SEM images of SU-8 10 profiles: (a) Ideal profile with vertical sidewalls. (b) Profile with
the bottom corners pulled in. (c) Reflowed SU-8 profile. (d) Profile with extreme corner pull-in and
overhang.
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After spin-coating of the SU-8 is completed, the wafer is carefully removed from the spinner and placed on a level hotplate for soft baking. This process is critical to successful SU-8
lithography. If soft baking is too short, too much solvent will remain in the SU-8 film. This causes
the SU-8 to stick to the mask during alignment, making it difficult to achieve ideal alignment. The
best results for SU-8 10 soft baking for films 5-20 µm thick were achieved using a two step process. First, the wafer is placed on a level hotplate at 65◦ C for 10 minutes. Then, the hotplate is
ramped to 95◦ C at a rate of 20◦ C per minute. After baking at 95◦ C for 10 minutes, the hotplate is
allowed to cool slowly to 65◦ C. Finally, the wafer is removed from the hotplate and placed on a
level, non-metal surface for 5 minutes to allow the SU-8 to slowly cool and relax.
UV exposure is the next step in SU-8 processing and is required to selectively harden the
exposed SU-8 material. Upon exposure to UV light, the photo-acid generator in the resist absorbs
photons and produces an acid. This acid then acts as the catalyst for cross-linking reactions which
occur during later baking steps [78]. As reported by MicroChem, SU-8 is optimized for near UV
(350-400 nm) exposure. In the IML, we use the Karl Suss MA150 contact aligners which are
calibrated to deliver 10 mW/cm2 at 365 nm. For SU-8 processing, consistent results have been
achieved in the IML with the hard contact setting. The correct exposure dose depends on the
thickness of the film, with thicker films requiring a higher dose, and is critical to formation of
sacrificial cores. An insufficient exposure dose can lead to adhesion failure of the pattern during
development, while overexposure leads to negative-sloping sidewalls (see Figure 3.14(b)), both of
which are undesirable for ARROW sacrificial cores. For 5-6 µm SU-8 cores, the optimal exposure
time was determined to be 14 seconds or an exposure dose of 140 mJ/cm2 .
Immediately after exposure, the PEB step is performed in order to cross-link and harden
the exposed material. Cross-linking the SU-8 can result in a highly stressed film [89]. In order to
minimize stress, a two-step PEB is used. This is begun by placing the wafer on a level hotplate at
65◦ C and baking for 5 minutes. Then, the hotplate is ramped to 95◦ C at a rate of 20◦ C per minute
and baked at 95◦ C for 5 minutes. After the bake is completed, the hotplate is slowly ramped down
to 65◦ C over 15 minutes, and then the wafer is placed on a non-metal surface for 10 minutes to
cool before development.
To develop the SU-8, the wafer is immersed in SU-8 developer and agitated for approximately 2 minutes. After this, the wafer is removed from the developer and rinsed with fresh
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Curling SU-8
Lines

Figure 3.13: Image of SU-8 lines curling due to excessive residual stress in the SU-8.

developer to remove any residual SU-8, followed by rinsing with IPA to remove the developer.
This IPA rinse also serves as an indicator of incomplete development, since the IPA will react with
any undeveloped SU-8 and produce a white residue that is visible with the naked eye. If the white
residue is observed, the SU-8 can be reimmersed in the developer and the residue will disappear.
Finally, the IPA is dried off of the wafer with a nitrogen gun. Excessive stress in the SU-8 film
can cause catastrophic adhesion failure, and this is most often observed when the wafer is dried
off after development. This is the case with the SU-8 lines shown in Figure 3.13, where the high
stress in the SU-8 caused the lines to delaminate from the wafer and curl up from the surface.
Figure 3.14 shows cross-sectional images of developed SU-8 lines. For most lithography
processes in the IML, immediately after the photoresist development, an oxygen plasma descum
step is performed to remove any residual resist and to clean the surface of the wafer and the resist.
As shown in Figure 3.14, small amounts of “scum” are left after SU-8 development, particularly
at the lower corners of the SU-8 lines, and the descum step removes this. After this, the wafer is
normally hard baked to further cross-link the SU-8 and increase its thermal and chemical stability,
which is particularly important before PECVD layer deposition for ARROW waveguides.
The recipe described to this point produces SU-8 lines with the correct dimensions and
good, rectangular cross sections. However, examination of the sidewalls of the SU-8 reveals that
the surface is very rough after development, as shown in Figure 3.15(a). This roughness is caused
by the minimal exposure time which produces SU-8 with low cross-link density on the structure
sidewalls. While the roughness of the sidewalls can be greatly improved by increasing the exposure
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(a)
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Figure 3.14: SEM profiles of SU-8 10 after development: (a) 140 mJ/cm2 exposure dose and nearvertical sidewalls. (b) 200 mJ/cm2 exposure dose and sloping sidewalls.

dose, this also changes the profile of the SU-8 lines, causing the walls to become slightly sloped, as
shown in Figure 3.14(b). When oxygen descumming is performed at this point in the processing,
the isotropic nature of the descum process exacerbates the sidewall roughness as the low cross-link
density SU-8 at the surface is etched quickly. This results in a pitted surface on the SU-8 sidewalls,
as shown in Figure 3.15(b). Descum processes using high RF power (200-250 W) result in faster
etching and a greater degree of surface pitting, while low power processes (50-100 W) require
greater etch times to clean the wafer. However, all of the descum processes conditions observed
appeared to increase the roughness of the SU-8 sidewalls when the descum step was performed
immediately after development. The pitting on the SU-8 surface is not desirable for waveguide
sacrificial cores, since it will also result in roughness in the PECVD coating layers and waveguide
sidewalls. This waveguide roughness would increase the loss of the ARROW waveguides, limiting
their usefulness in sensitive applications.

(b)

(a)

1 µm

1 µm

Figure 3.15: SEM images of SU-8 10 sidewall surfaces: (a) After development. (b) After development
and oxygen plasma descum.

47

While fully cross-linked SU-8 is very thermally stable, SU-8 with low cross-link density is
not and can reflow to some degree at high temperatures [78]. By altering the usual SU-8 processing
and hard baking before descumming, a much smoother sidewall surface can be produced. This
involves hard baking the wafer immediately after development by placing it on a level hotplate
at 65◦ C and ramping at 20◦ C/min to 200◦ C. After baking at 200◦ C for 10 minutes, the wafer is
slowly cooled on the hotplate to 65◦ C. The high temperature bake allows the surface SU-8 with
low cross-link density to flow into a smooth surface and harden. Another benefit of this baking
procedure is that the scum at the bottom of the SU-8 cores also reflows, filling in the crack that
sometimes develops at the lower corners. This improves adhesion of the cores to the substrate
and also improves the mechanical strength of our channels by eliminating the lower corner pull-in
observed in Figure 3.12(b,d). Hard baking at this point for longer times or at higher temperatures
(250◦ C) resulted in more sloped sidewalls and greater shrinkage of the SU-8 lines, both of which
should be avoided. Subsequent descumming of the SU-8 at low RF power (50 W, 90 s) does not
noticeably increase the surface roughness while allowing for the cleaning of the wafer surface.
After the descum step, the SU-8 is hard baked again to prepare for the high-temperature
(250◦ C) deposition of the PECVD films which will coat the core and form the upper cladding
layers of the waveguides. This bake step is once again performed on a hotplate, ramping from
65◦ C to 250◦ C and baking for 5 minutes. Finally, the wafer is allowed to slowly cool to 65◦ C,
and the SU-8 sacrificial core is ready for PECVD layer deposition. Figure 3.16 shows images of
SU-8 that underwent this optimized processing and demonstrates that this procedure is capable
of producing sacrificial cores with near-vertical walls, no lower corner pull-in and very smooth
sidewall and top surfaces which are ideal for hollow waveguide fabrication.
The final consideration for producing sacrificial SU-8 cores is adjusting the target thickness
to account for shrinkage during post-development processing. Following development, the SU-8
height with the optimized recipe shown in Table 3.4 is typically 5.4-5.5 µm. During the 200◦ C
hard bake, the SU-8 height shrinks approximately 200 nm. The oxygen descum for 90 s at 50
W removes about 150 nm from the surface of the SU-8. After this, the 250◦ C hard bake usually
results in less than 50 nm of shrinkage, yielding a total shrinkage of about 400 nm and giving a
final core height of 5.0-5.1 µm across the wafer, which is right at the target thickness of 5.0 µm.
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Figure 3.16: SEM images of SU-8 10 using optimized recipe with (a) near-vertical walls, no corner
pull-in and (b) very smooth surfaces (images are after hard baking and descumming).

Although the stability of SU-8 makes it desirable for our application, it also makes it very
difficult to remove. Laser ablation, oxygen plasma ashing, and oxidizing acid treatments are some
of the more effective ways of removing cross-linked SU-8. We employ an aggressive piranha etch
to remove the SU-8 sacrificial core after our waveguides are fabricated. Piranha is a mixture formed
from sulfuric acid (H2 SO4 ) and hydrogen peroxide (H2 O2 ). The etching behavior of different piranha mixtures was recently characterized and determined that a 1:1 mixture of 98% H2 SO4 and
50% H2 O2 produces a good balance between fast removal rates and high channel yield [1]. Previously, more viscous mixtures using much less H2 O2 were employed, such as Nanostrip ((H2 SO4 :
H2 SO5 : H2 O2 : H2 0) (9:0.5:0.1:0.5)) (Cyantek). However, for our application, the high viscosity
of such mixtures not only decreases the etch rate inside our channels but also leads to more channel breakage. The increased rate of breakage is caused by the etch product gases, which are less
mobile in the high viscosity fluid. Because of this, the gases build up to high pressures and can
blow apart the channels [90].
Figure 3.17 shows measured data for sacrificial core removal by the 1:1 piranha mixture
with a 5x12 µm SU-8 core [1]. The mixture was kept at a temperature of 100◦ C and replaced at
24 hour intervals. Approximately 4 mm of SU-8 sacrificial core is removed in 120 hours from one
open channel end. For ARROW waveguide platforms employing a sacrificial core 8 mm long with
two open channel ends, the core removal requires abut 120 hours. This represents a significant
etching time reduction from the previous process using Nanostrip, where more than 3000 hours
were required to remove the sacrificial core with acid changing every 48 hours.
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Figure 3.17: SU-8 core removal with 1:1 piranha mixture (100◦ C, changed every 24 hrs) [1].

3.3.2

Reflowed Photoresist
The earliest hollow-core ARROWs demonstrated had rectangular or trapezoidal cross sec-

tions. A hollow-core waveguide with a curved or arched shape has several advantages over these
shapes, including a more mechanically stable structure, more preferable coating properties, and
lower waveguide losses [91].
Fabrication of the arch-shaped ARROW waveguides is identical to that for rectangular
ARROWs except for the sacrificial core material used. The cross-sectional shape of the sacrificial material before PECVD deposition determines the final shape of the hollow core. The early
trapezoidal cores used aluminum as the sacrificial material, while the rectangular cores are created using SU-8. Arch-shaped cores were produced using reflowed positive photoresist, AZ3330
(AZ Electronic Materials), which is heavily used in the IML as a multipurpose resist. The reflow
process has been observed for many years and has been used in the past to make a variety of integrated optical elements, especially microlenses [92]. The arched shape produced by the reflow
process results when islands or lines of photoresist are heated above their melting temperature
and surface tension of the melted material causes reshaping into semi-spherical or semi-cylindrical
structures. Figure 3.18 shows SEM images of a reflowed photoresist line using AZ3330. Similar
reflow characteristics were observed for SPR 220 and AZP4620 positive photoresists, which were
later investigated for reflowed photoresist sacrificial cores.
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Figure 3.18: SEM images of a reflowed photoresist line: (a) cross-section and (b) angled view.

To fabricate the arch-shaped sacrificial cores, AZ3330 photoresist is spin coated on a wafer
at 1000 rpm for 90 seconds to form a layer approximately 6 µm thick. After soft baking on a level
hotplate at 90◦ C for 1 minute, the photoresist is exposed on the Karl Suss aligner with an exposure
dose of 140 mJ/cm2 at 365 nm. Next, the wafer is developed for approximately 90 seconds in
AZ MIF 300 developer (AZ Electronic Materials), rinsed with DI water, and dried with nitrogen.
After a short oxygen descum, the wafer is placed on a hotplate at 250◦ C for 10 minutes to reflow
the photoresist. Although reflow for this type of resist occurs at temperatures as low as 120◦ C,
the higher temperature used here is necessary to prepare for the top PECVD layer deposition
which typically occurs at 250◦ C. After coating with the PECVD cladding layers, the photoresist
sacrificial core is removed by etching in Nanostrip. While photoresist used in most applications
can be removed with solvent-based dissolution, once the photoresist is heated above about 130◦ C,
it hardens to the point that it can only be removed by very aggressive etching solutions, such
as piranha. This is unfortunate because the acid-based etching of the hardened photoresist occurs
much more slowly than soft photoresist removal with solvents. However, hardening the photoresist
is necessary because of the high-temperature PECVD deposition process used. Sacrificial core
removal with reflowed photoresist cores requires approximately the same amount of time as for
SU-8 core etching. An advantage of the arch-shaped structure is the mechanical strength of the
hollow channels compared to a simple span with a rectangular core. Yield tests showed that the
arch-shaped cores were able to span widths five times greater than the rectangular cores coated
with equal thicknesses of PECVD SiO2 without breaking during sacrificial core removal. This
should result in increased overall fabrication yield for the hollow waveguides.
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The final dimensions of the arch-shaped ARROW can be determined by the initial photoresist line width and thickness prior to reflow. These final dimensions are relevant for optical guiding
parameters as well as fluid flow parameters through the hollow structure. Experiments were carried out to determine the relationship between initial and reflowed photoresist profiles. AZ3330
was deposited on silicon wafers and patterned into lines 2 cm in length with various widths and
thicknesses using processing similar to the recipe above. The width and thickness dimensions
were much smaller than the length, so the cross-sectional area can be assumed to be constant along
the length of the photoresist line. The wafers were cleaved into small pieces to expose the cross
sections of the photoresist lines. Using SEM, the cross sections of the lines were measured and imaged both before and after reflow occurred. It was determined that a majority of the cross sections
took on one of the two shapes depicted in Figure 3.19 - either a half-ellipse or the top portion of a
cylinder, as observed by others [93]. The cross-sectional areas for these two shapes are given by
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(d)

h

y
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x
R

Figure 3.19: SEM cross sections of photoresist lines. (a) and (b) are before reflow. (c) and (d) are after
reflow. (c) Shape of reflowed cross section can be approximated as a half-ellipse. (d) Reflowed cross
section approximated by a slice of a cylinder.
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Acyl = R2 sin−1

r
R

Aellip =

− r (R − h) , for r > h,

(3.4)

π xy
, for r < h,
2

(3.5)

where Acyl and Aellip are the cross-sectional areas for the cylindrical slice and the half-ellipse, with
the other variables illustrated in Figure 3.19. The change in the line width and cross-sectional
area was determined experimentally in order to use these equations to predict the final heights and
widths of the arch-shaped cores. SEM images with calibrated scales were used to determine the
line width, and a profilometer was used to measure the heights of these lines. Figure 3.20(a) shows
a graph of pre- and post-reflowed line width for a series of lines initially 4.0 µm thick with the
width measured at the base of the photoresist line, where it is in contact with the substrate. The
data indicate a highly correlated linear fit, showing that line width does not change after reflow.
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Figure 3.20: Comparison of cross-sectional dimensions before and after reflow: (a) Width of photoresist lines in contact with bottom substrate. (b) Cross-sectional area.

Figure 3.20(b) shows a graph of cross-sectional areas for the same series of samples, both
before and after reflow. The experimental data reveal a highly correlated linear fit showing that the
area decreased to 80% of the original area after reflow. This shrinking effect is due to the loss of
solvents that occurs during the high-temperature baking and has been observed by others [93]. The
cross-sectional area reduction factor depends on the type of photoresist used. Using the constraints
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that width remains constant and area shrinks to 80% combined with Equations 3.4 and 3.5, it is
possible to predict and design the final cross section of the resist and the hollow waveguide core.
Figure 3.21 shows these theoretical predictions for the photoresist height along with experimentally
measured values for lines 2-48 µm in width.
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Figure 3.21: Reflowed photoresist line height versus width for various initial heights of photoresist.
Solid lines represent theoretical predictions, various shapes represent measured values for different
initial heights.

In the majority of cases, the match between the theory and experimental data is very good,
indicating that an accurate prediction of core shape can be made based on the models for area and
the measured constraints. However, this is not the case if the ratio of width to thickness becomes
too large, which is observed in Figure 3.21 for the 1.9 µm-thick case when the width is larger than
25 µm. Beyond a critical ratio, the photoresist fails to reflow into a cylindrical form and instead
remains flat throughout most of the width while only the edges curve. This has been observed in
numerous SEM cross sections for lines with large width-to-thickness ratios. However, photoresist
lines of practical interest for arch-shaped ARROW sacrificial cores fall well below this critical
ratio.
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3.4

Plasma Etching
Since being widely adapted to the fabrication of microelectronics in the 1970s, plasma

etching has become one of the critical processes in the fabrication of advanced microelectronics,
optoelectronics, and microelectromechanical systems (MEMS). Plasma etching has enabled accurate pattern transfer and the selective removal of a variety of materials, and has been essential to the
trend of ever-decreasing device dimensions in microelectronics. Plasma etching is also commonly
used for ashing to clean devices and remove photoresists without using harmful solvents.
The simplest plasma reactors consist of a set of parallel plate electrodes enclosed in a vacuum chamber that is maintained at a low pressure, typically from 0.001-1 Torr. A gas or mixture
of gases are carefully introduced to the vacuum chamber to provide the reactant species. When
a high frequency voltage is applied to the electrodes, current flows through the gases, forming a
plasma, which emits a characteristic glow. The electrical discharge through the gases in the chamber generate reactive radicals. Reactive neutral and charged species in the plasma may react with
the surface or substrate materials, forming volatile products that evaporate, etching the substrate.
A diagram of a simple parallel-plate plasma reactor is shown in Figure 3.22. This reactor is very
similar to the plasma reactors used for deposition, with the main difference being that the precursor
gases form etching species instead of film-forming species.
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Figure 3.22: Diagram of a simple parallel-plate plasma etching system.
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Etch recipes can be adjusted by changing the excitation frequency and power, the gas flows,
operating pressure, and substrate temperature during etching. With some systems, even minor
changes in any of these parameters can have large effects on the etch behavior, including etch rate,
etch profile, mask selectivity, and etch uniformity. There are several different etch mechanisms that
are encountered in plasma etching, and the four main types are shown in Figure 3.23. All of these
mechanisms can occur in varying amounts in a plasma etching system. Each type of mechanism
relies on the etching products to be volatile, so that they can be removed from the substrate through
rapid evaporation [94].
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Figure 3.23: Mechanisms for plasma etching: (a) chemical, (b) physical sputtering, (c) ion-enhanced
energetic, and (d) ion-enhanced inhibitor.

The first type is chemical etching, where the plasma is used to create free reactive species.
With chemical etching, the reactive species move by diffusion alone, and once they are adsorbed on
the substrate surface they chemically react with the surface material to etch the substrate. Chemical
etching alone tends to be very selective, meaning some materials will etch while others remain
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unaffected. Chemical etching is also usually isotropic, meaning the horizontal etching underneath
the edges of the mask (the undercut, dh ) is on the same order as the depth etched, dv . Most wetetch and a few dry-etch processes used in semiconductor manufacturing exhibit this type of etch
behavior. For dry-etch isotropic etching, etching is usually carried out at high pressures and tends
to have a low etch rate.
The second type of plasma etching mechanism is physical sputtering. This occurs when
ions created in the plasma are accelerated through an electric potential and gain enough energy to
physically knock or sputter atoms off of the substrate. In order for sputtering to occur in appreciable
amounts, the etching must be conducted at low pressures, typically around 1x10−3 Torr. At higher
pressures, the density of gaseous species in the chamber results in many collisions, and sputtering
ions are not accelerated enough to cause appreciable sputtering rates. Also, with high pressure
systems, material ejected from the target by sputtering loses energy rapidly through collisions with
other gaseous species, resulting in a large amount of redeposited material. The electric potential
that sputtering ions are accelerated through typically is parallel to the target, which at low pressures
allows for almost exclusively perpendicular ion bombardment of the target [94]. Because the
etching occurs by energetic bombardment of the target, sputtering is inherently a non-selective
etch mechanism.
Ion-enhanced energetic etching is another etching mechanism encountered in plasma etching systems. This mechanism is somewhat like a mix between pure chemical and pure sputtering
mechanisms. Reactive neutral species are present in the plasma, and ion bombardment of the substrate serves to accelerate the etching of the substrate by the reactive neutrals. This acceleration is
often considered to arise from ion-induced damage of the surface, which increases its reactivity.
This damage can range from defects and dislocations in the material to dangling bonds [94], and
the damaged surface has higher reactivity with the reactive neutrals. Because of this, ion-enhanced
energetic etching can often achieve etch rates that are higher than the sum of pure chemical etching by reactive neutrals and physical sputtering by energetic ions. Since typical plasma structures
involve a change in potential as the ions approach the surface, ions are mostly accelerated perpendicular to the substrate. By varying the accelerating potential and, therefore, the energy of the
ions, this etch mechanism can produce structures with a very high degree of anisotropy, defined
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as a = dv /dh , and high etching rates. However, as the energy of ion bombardment increases, etch
selectivity tends to decrease with this mechanism.
The final mechanism commonly encountered in plasma etching is ion-enhanced inhibitor
etching. With this mechanism, some species present in the plasma combine to deposit inhibitor
films on the substrate. These inhibitor or passivation films, which are resistant to chemical etching,
can be formed by simply reacting with the surface of the substrate or by deposition of a entirely
new film. Inhibitor films are usually formed or are deposited isotropically, covering every surface
on the substrate. As with the ion-enhanced energetic mechanism, ion-bombardment which occurs
in the ion-enhanced inhibitor mechanism serves to accelerate chemical etching by reactive neutrals.
However, with this mechanism, ion-bombardment also serves to keep horizontal surfaces clear of
the inhibitor film. Vertical surfaces receive very little ion-bombardment, and, therefore, vertical
surfaces are protected by the accumulated inhibitor film. This can result in very anisotropic etch
profiles with very little mask undercutting, and this etch mechanism is widely used in semiconductor, photonics, and MEMS fabrication today.
3.4.1

ARROW Etching Recipes
Plasma etching is used for several purposes in the fabrication of integrated ARROW sen-

sor platforms, including descumming, pedestal formation, ridge etching, and core exposing. Four
plasma etching tools were for the various processes described in this work: the Planar Etch II
(PE2)(Technics Inc.), the Anelva RIE (Anelva Corporation), the STS ICP/RIE (Surface Technology Systems), and the Trion ICP/RIE (Trion Technology). The PE2 is a parallel plate etcher and
is very similar to the simple system shown in Figure 3.22. With parallel plate reactors, most etch
chemistries will produce isotropic etching. More directional etches can be produced with a reactive ion etcher (RIE), such as the Anelva RIE. With an RIE system, a larger upper electrode creates
a bias potential through which ions are accelerated into the substrate to achieve directional ion
bombardment and anisotropic etching.
Even more control over etch profiles can be achieved by adding an inductively-coupled
plasma (ICP) RF source to an RIE system. Such ICP/RIE systems allow for separate control
of plasma density and ion energy and can achieve anisotropic etching at high rates. The main
difference between these tools and the first two is that there are two methods of plasma excitation,
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as shown in Figure 3.24. With the ICP/RIE systems, RF power is coupled inductively into the top
of the chamber through an ICP coil, and this allows for dense plasma formation at low pressures.
RF power from a separate generator is capacitively coupled into the plasma using planar electrodes.
As with the Anelva RIE, the RIE power serves to create a DC potential from the plasma to the lower
electrode, and ions in the plasma are accelerated across this potential and into the substrate. The
advantage of ICP/RIE systems is that there is separate control over the density of the plasma and
the energy of ion bombardment, allowing for a vast degree of process latitude for both isotropic
and anisotropic etching. All of these tools use RF generators at 13.56 MHz, one of the standard
frequencies for industrial applications.
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Figure 3.24: Diagram of an ICP/RIE plasma etcher.

The first plasma etching process used in ARROW fabrication is oxygen ashing or descumming. This process uses a non-directional oxygen plasma to essentially burn away organic
contaminants from the surface of the wafer through chemical etching. This process is normally
used after every lithography development step to remove any residual photoresist and to ensure
the surface of the wafer is clean. The oxygen descum step is performed in the PE2. For normal
cleaning and descum steps, the process usually consists of running an oxygen plasma with 100
sccm O2 flow and 100-200 W of RF power for 60 seconds, which is more than sufficient to provide descumming in most cases. However, for descum steps where the photoresist surface needs to
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remain very smooth, the descum step is performed at 50 W and up to 90 seconds. This low-power
recipe is used for cleaning exposed sacrificial cores in order to avoid roughening the core surfaces.
Plasma etching has also been used to etch pedestals into the silicon substrate that the ARROW waveguides are formed upon. For this, a fluorine-based etch chemistry is used to etch 5-6
µm in to the silicon substrate. As discussed in Chapter 2, creating ARROWs on pedestals allows
for more desirable waveguide geometries and lower propagation losses. Silicon pedestals for ARROWs were etched using the Anelva RIE, the Trion ICP/RIE (Trion Technology), and the STS
ICP/RIE and are discussed in more depth in Chapters 5-7.
An essential component of integrated ARROW sensor platforms are the solid-core waveguides, which allow for coupling light between optical fibers at the edge of the chip and the hollow
waveguide. With the integrated solid-core waveguides, planar sample excitation and signal collection are possible. The solid-core waveguides are formed in the top PECVD SiO2 layer by etching a
ridge into the top of the layer, which forms a standard ridge or rib waveguide. Figure 3.25 shows a
diagram of the process flow for ridge waveguide formation on an ARROW platform. After the top
PECVD layers are deposited, completing the waveguide structure, an etch mask of SU-8 is applied
to define the solid-core waveguides. Besides defining the solid-core waveguides, the etch mask
must also protect as much of the top of the hollow-core waveguide as possible. Since the processes
used to etch the ridge waveguide also etch the SU-8, it is essential to use an SU-8 layer that is thick
enough to protect the top of the hollow waveguide throughout the etching. Using the optimized
SU-8 processing discussed earlier, SU-8 10 is spun at 2000 rpm to create a layer approximately 10
µm thick. Thicker films of about 15 µm are required to protect ARROWs on pedestals, which is
accomplished by spinning the SU-8 10 at 1000 rpm. To remove alignment tolerances for intersecting waveguides, such as those shown in Figure 3.25(b), the line defining the ridge extends across
the hollow core, with only small openings where the top of the hollow-core is etched.
After the ridge etch mask is in place, the ridge is etched by RIE, either using the Anelva
RIE or the Trion ICP/RIE, with the etch recipes shown in Table 3.5. The Anelva RIE was used
for ridge waveguide etching for early ARROW platforms with 1 µm ridge etch depths, but ridges
are now etched more deeply to increase optical throughput. Simulations have shown that coupling
efficiency between the solid and hollow waveguides is maximized when the ridge etch depth is half
of the thickness of the top SiO2 layer [49].
60

Ridge Etch
Mask

Hollow-core
Protection

Thick Top
SiO2

(a)

(b)

Ridge Etched

Ridge
Waveguides

`

`

(d)

(c)

Figure 3.25: Fabrication of integrated solid-core ridge waveguides on ARROW platforms: (a) Final
thick SiO2 layer deposited on ARROW structure. (b) Ridge etch mask defined. (c) Ridge etched by
plasma etching. (d) Etch mask removed, revealing completed ridge waveguides.

Table 3.5: ARROW SiO2 /SiN etch recipes for ridge and core expose etching.
Recipe

ICP
(W)

RIE
(W)

Pressure
(mTorr)

CF4
(sccm)

Anelva (SiO2 /SiN)
Trion (SiO2 /SiN)

550

300
75

100
12

25
50

Rate (nm/min)
SiO2
SiN
135
320

207
520

Ridge etching with the Anelva RIE recipe tends to produce ridges with a nearly isotropic
profile, while ridge etching with the Trion ICP/RIE recipe produces an anisotropic profile that
yields more accurate pattern transfer. Figure 3.26 shows cross-sectional SEM images of ridge
waveguides produced using the Anelva RIE and the Trion ICP/RIE. Experiments have shown that
waveguides fabricated with the two profiles have almost identical propagation losses, which indicates that the losses are dominated by the waveguide material rather than the etch profile. However,
the Trion ICP/RIE is used to etch ridges now because of the faster etch rates and more accurate
pattern transfer.
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Figure 3.26: SEM images of ridge waveguide cross sections: (a) Ridge etched with the Anelva RIE.
(b) Ridge etched with the Trion ICP/RIE.

The final plasma etching process used with ARROW platform fabrication is the core expose
etch. Cleaving is used to expose the sacrificial cores for straight waveguides, which are used for
waveguide characterization. However, the bent shape of the sacrificial core for sensor platforms
must be exposed with a different manner, and plasma etching works well for this purpose. In order
to expose the sacrificial core, the 4-5 µm-thick PECVD SiO2 and SiN layers are etched away at the
ends of the channels, while the rest of the length of the solid and hollow waveguides are protected.
Applying a suitable etch mask is complicated by the fact that the 5 µm-tall core protrudes from the
wafer surface. Thick coatings of photoresist, either AZP4620 or SU-8, have been used successfully
for core expose etch masks, using the etch recipes shown in Table 3.5. Because of the higher etch
rate of the Trion ICP/RIE process, it is used for core expose etches now, while the Anelva RIE
recipe was used with earlier devices.
3.5

Integrated Sensor Platform Fabrication
In order to fabricate an integrated ARROW sensor platform, a few additional steps must be

added to the standard fabrication process, and the full process is depicted in Figure 3.27. The process begins with a clean silicon wafer, and the bottom antiresonant ARROW layers are deposited
by PECVD. Most often, six antiresonant layers of alternating SiO2 and SiN are used below the
core. Before each layer is deposited on an actual process wafer, a test film is deposited on a separate silicon wafer. This test film is measured using ellipsometry to determine the refractive index
and deposition rate. If the index is outside the tolerance of approximately ± 0.02 from the design
index, the process gas ratio is adjusted and another test film is deposited. As discussed earlier,
this gas ratio and index adjustment is often necessary before deposition of SiN films, while the
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test film growth is only necessary to determine the deposition rate for SiO2 films, since the SiO2
depositions tend to have stable indexes. The deposition rate is then used to determine the required
deposition time to achieve the proper film thickness on the process wafer. When multiple layers are
deposited on a clean wafer, large particles can be seen in the films. Most likely, these particles are
deposited on the wafer at the end of each layer growth, as the venting process to open the PECVD
chamber disturbs small amounts of film dust that naturally accumulate on the gas showerhead. The
deposited particles are greatly reduced by decreasing the nitrogen vent pressure and by cleaning
the wafer between layer depositions. This cleaning consists of rubbing the surface of the wafer
under DI water with a cotton-tipped swab, which removes surface particles without damaging the
underlying films, and the wafer is then dried with nitrogen blowing. Because of the potential for
physically damaging the sacrificial core, this cleaning is only performed between layer depositions
before the core is deposited.

Figure 3.27: Fabrication of an integrated ARROW sensor platform: (a) Bottom ARROW layers deposited. (b) Sacrificial core deposited. (c) Top ARROW layers deposited. (d) Ridge waveguides etched
by RIE. (e) Ends of sacrificial core exposed by RIE and core removed. (f) Reservoirs attached.
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Next, the sacrificial core material is deposited and defined using photolithography. As before, several core materials can be used, including photoresist, but most often, SU-8 is chosen as
the core, forming a rectangular core that is 5x12 µm (see Figure 3.27(b)). After this, the top antiresonant layers are deposited by PECVD, ending with a 3-4 µm thick SiO2 layer for mechanical
stability and in which the solid-core waveguides will be formed. In between each top layer deposition, the wafer is blown with nitrogen to remove any large particles on the wafer surface. Once
the top layers are deposited, the ridge solid-core waveguides are etched into the top SiO2 layer
using RIE. For the sensor platforms, ridge waveguides that are both parallel and perpendicular
to the active region of the hollow waveguides are needed. The parallel waveguides are used for
signal collection, particle transport, and analyte excitation, while the intersecting waveguides are
normally only used for excitation. It is essential to have good alignment between the parallel solid
and hollow waveguides in order to maximize optical coupling between them.
The next step is to remove the sacrificial core, but first it must be exposed. Unlike with
straight ARROW waveguides, it is not possible to cleave off the ends of the channels on sensor
platforms to expose the sacrificial cores. Two possible methods for exposing the core are scratching
the ends of the channels with a diamond scribe and RIE etching. While both methods have been
used successfully, the more parallel process of RIE etching was chosen because it yields more
consistent results and is less likely to destroy the entire waveguide. In order to perform this step,
the solid-core waveguides must be completely protected, and all but the ends of the hollow-core
waveguides must be protected from the RIE etching with a thick etch mask.
After the core has been exposed by RIE etching, the sacrificial core is removed in a piranha etch. Originally, the cores were removed using Nanostrip (Cyantek Corp., Fremont, CA),
a stabilized solution of sulfuric acid and hydrogen peroxide. A much better method of removing the cores has recently been developed using a piranha etch, resulting in drastically improved
fabrication yields and reduced core removal times [1].
Once the sacrificial core is removed completely, the wafer is thoroughly rinsed in DI water
and allowed to soak overnight in DI water to remove the acid from the channel interiors. The final
steps to complete the sensor platforms and prepare them for experimental use is to cleave the wafer
into individual devices and attach macroscopic reservoirs for sample introduction. For liquid media, the reservoirs are simple metal beads approximately 3 mm in diameter and are attached using
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an epoxy adhesive that also seals around the hollow waveguide. For tests with air-filled cores, no
reservoirs are needed. For other gaseous media, an air-tight reservoir is needed, requiring different
materials and more complex sealing techniques conducted in an inert atmosphere [95]. Once the
reservoirs are attached, the sensor platforms are ready to be used in a variety of applications. A
completed sensor platform is shown in Figure 3.28 with open reservoirs attached for experiments
with liquid media.

Figure 3.28: Image of a completed integrated ARROW platform with open reservoirs for liquid media.

Several applications for liquid-filled ARROW sensor platforms use an applied voltage to
help move analytes through the hollow channel by electrophoresis or electroosmotic fluid flow.
This voltage is applied by inserting electrodes into the filled fluid reservoirs. Shorting can occur through the conductive silicon substrate if the analyte is in contact with the silicon surface.
Normally, core expose etching is timed to allow for exposing the sacrificial core without etching
through the bottom PECVD layers, and the bottom PECVD layers provide the necessary electrical
insulation between the substrate and the analyte. However, it is difficult to accurately time the core
expose etch because of PECVD film thickness variations and different ARROW layer designs, and
often the etching proceeds until the silicon wafer is exposed.
To alleviate the difficulty of correctly timing the etch without over etching, it is possible to
use a stop etch layer to protect the bottom PECVD layers. This only requires slight modification
of the normal ARROW sensor fabrication process, as depicted in Figure 3.29. The stop etch
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layer is deposited after the bottom PECVD layers and protects only the regions affected by the
core expose etch. Good success has been achieved using a 100-200 nm thick layer of E-beam
evaporated chromium. This chromium layer is then covered with a layer of photoresist, which is
used to define the stop etch regions of the device. The pattern from the photoresist is transferred
into the chromium layer using CEP-200 chrome etchant (Microchrome Technology Products, San
Jose, CA), after which the photoresist is removed and the wafer cleaned with an oxygen plasma
descum.

Figure 3.29: Fabrication of ARROW sensor platform with shorting protection: (a) Cr stop etch layer
deposited on bottom PECVD layers. (b) Core deposited. (c) Top PECVD layers deposited. (d) Ridge
waveguides etched. (e) Core expose etch mask deposited. (f) Core exposed by RIE etching. (g) Etch
mask and Cr removed. (h) Sacrificial core removed.

Following the chrome etching step, processing proceeds normally with the sacrificial core
material and top PECVD layers deposited and the ridge waveguide etched by RIE. After this,
the core expose etch mask is applied using thick AZP4620, protecting all but the ends of the
hollow waveguide arms. Next, RIE is used to remove the top PECVD layers at the ends of the
waveguide arms, exposing the sacrificial core and the buried chromium layer. With this stop etch
layer in place, timing of the core expose etch is much less critical. After etching has exposed
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each sacrificial core, the etch mask is removed using acetone, and the chromium layer is removed
with chrome etch, exposing the intact bottom layers (Figure 3.29(g)). Finally, the sacrificial core
is removed with a piranha etch, and the completed platform is ready for reservoir application and
testing. Using this stop etch layer process, the insulation provided by the bottom PECVD layers
allows for applied biases as high as 300 V to induce analyte movement with completed ARROW
platforms.
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Chapter 4
Waveguide Characterization
The fabrication process for ARROW waveguides which is discussed in this dissertation is
very complex, with even the simplest devices requiring multiple PECVD film depositions, wafer
cleans, and lithographic patterning steps. Many of these steps require significant time and effort
and add to the fabrication cost of the devices. Therefore, it is important to minimize the fabrication complexity while maximizing both fabrication yield and optical performance of the completed
devices. One important consideration is the number of cladding layers used in the ARROW design. As discussed in Chapter 2, increasing the number of antiresonant cladding layers can reduce
the optical loss of the waveguide. Because each additional PECVD layer requires significant processing time, for each new ARROW design, a compromise must be reached between fabrication
complexity and optical loss. The sacrificial core removal process also occurs very slowly for the
devices on this scale and the materials used. Although this core removal process has recently been
greatly improved using the new piranha method, the time required for complete fabrication of devices creates a typical 2-3 week lag between design and characterization of completed devices.
While the ARROW fabrication methods discussed in this dissertation are parallel processes, any
measures that can be employed to improve fabrication processes or yields are valuable.
Because of the significant time required to fabricate actual ARROW waveguides, testing
and characterization of new processes are usually performed on test structures, using the minimum
complexity required to accurately represent the structure. The characterization and optimization of
each process discussed in this dissertation was performed first on test structures before integration
into the complete fabrication process for ARROW production. After the waveguide fabrication is
completed, several methods are used to characterize the waveguides. Some of these methods are
employed to determine potential fabrication yield improvements, while others are used primarily
to determine the optical performance of the waveguides.

69

Both optical and electron microscopy are invaluable tools in the analysis and characterization of ARROW waveguide fabrication methods. During the fabrication of test structures or
actual waveguides, the devices are frequently examined using the optical microscope to determine the suitability and efficacy of processing steps. Most problems that are encountered with
our micron-scale waveguides are at least somewhat apparent using the optical microscope inspections at approximately 200x magnification. For more detailed examination of the structures and
surfaces, scanning electron microscopy (SEM) is used extensively to determine the source of any
detected problems. SEM images of both the surfaces and cross sections of fabricated devices can
reveal much about the cause of device failure or non-idealities observed during other testing.
Sample preparation for SEM imaging is relatively simple for the materials used in ARROW
fabrication. First, using the optical microscope in the cleanroom, samples of interested are cleaved
with a diamond scribe into pieces no larger than 1 cm2 , where care is taken to cleave the sample as
close to the area of interest as possible. For cross-sectional imaging of samples with the alternating
SiN and SiO2 layers, contrast between the layers is usually desired. This is accomplished by
cleaving the sample perpendicularly through the sample of interest. This sample piece is then
placed on edge inside the Anelva RIE and held in place using microscope slides. A short, 30
second RIE SiO2 /SiN etch creates the desired contrast between the different layers because of the
different etch rates of the materials. As discussed previously, the SiN etches approximately 50%
faster than the SiO2 , resulting in recessed SiN layer edges. These recessed layers show up as dark
areas next to the brighter SiO2 in the SEM images. This etching also shows the difference between
SiO2 and the silicon substrate because of the etch rate difference between these materials. After
this etching, the samples are mounted onto an SEM sample holder using conductive carbon tape.
Since the samples are generally covered with the non-conductive PECVD or photoresist films, gold
coating is performed to reducing charging of the sample during SEM imaging, which completes
the sample preparation. For the images shown throughout this dissertation, the electron microscope
used was an Philips XL30 ESEM FEG (Philips, now FEI Company).
4.1

Fabrication Yield
The first step in the characterization of ARROW waveguides is the determination of fabri-

cation yield. Current mask designs used for loss determination create straight waveguides 2 mm
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in length in 12 groups of 21, with 7 waveguides in each group having widths of 9, 12, and 15 µm.
This results in 84 devices for each waveguide width, spread across 12 groups, usually with each
group on a separate cleaved silicon piece. Current mask designs for ARROW sensor platforms
create 32 devices on a single 4 inch wafer, where the 4 mm-long active section of the hollow-core
waveguides are separated by approximately 9 mm of solid-core waveguides. On a single sensor
platform, the total length of the hollow-core waveguide is 8 mm, including the bent arms for sample
introduction. Because of the large number of devices created on each wafer and the time required
to optically test each device, the completed devices are first examined for large defects using an
optical microscope. This examination typically reveals large cracks and breaks in the channels,
as well as poor-quality cleaved facets. While poor facets on solid-core waveguides can usually be
improved by recleaving, most breaks in hollow waveguides result in unusable channels.
Due to the low thickness of the dielectric cladding layers used for ARROW fabrication, the
channels are susceptible to breakage. Channel breakage usually results from one of three causes:
fabrication process problems, sacrificial core removal, or handling of completed devices. Due to
the complexity of the ARROW waveguide fabrication process, there are many opportunities for
problems to occur that can result in broken channels. Most of these problems occur after the
sacrificial core has been deposited, and some of the problems observed occur because of damage
to the delicate core itself. Before the sacrificial core material is hard-baked, the photoresist or SU-8
material is very soft, and even mild abrasion can damage the core. Figure 4.1(a) shows an SEM
image of such damage that occurred when a wafer was turned over on a cleanroom towel, which
is often considered innocuous. Even after the SU-8 has been thoroughly hardened through hard
baking, direct contact between another object and the core will also result in severe core damage.
Figure 4.1(b) shows an SEM image of damage to an SU-8 core that occurred due to abrasion with
wafer tweezers.
Most ARROW channel breakage occurs during sacrificial core removal, where etching
gases that are generated inside the channel build up and break through the top cladding layers. This
type of breakage usually occurs at locations of weakness in the deposited films, resulting in cracks
along the top or sides of the waveguide. Sometimes these breaks occur at locations where the core
was previously damaged or where dust stuck to the core during normal processing. These problems
tend to result in small, localized breaks and cracks, such as with the device shown in Figure 4.2(a).
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Figure 4.1: SEM images of damaged SU-8 sacrificial cores for ARROWs: (a) Abrasion damage from
a cleanroom towel. (b) Damage from contact with wafer tweezers.

Other breaks can be much larger, such as with the device shown in Figure 4.2(b), where all of the
top cladding layers popped off of a portion of the hollow waveguide. Large breaks such as this one
are usually indicative of problems with high film stress or layer adhesion. Excessive film stress is
normally reduced by more frequent cleaning of the PECVD chambers. Layer adhesion problems
often occur when the surface is not cleaned sufficiently before top layer deposition and can be
improved by more thorough oxygen plasma cleaning. Because of the weakness in the films that
occurs at the lower corner seams discussed in Chapter 3, breaks that occur during sacrificial core
removal are often seen to propagate along these weak corner seams.
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Figure 4.2: SEM images of ARROW channel breaks from sacrificial core removal: (a) Small break
and cracks on the hollow-core waveguide. (b) Large break from the top cladding layers ripping off of
the device.
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Channel breakage during sacrificial core removal has been significantly reduced by changing the core removal acid from Nanostrip to the new 1:1 piranha mixture. The reduction in the
channel failure rate is most likely because the new piranha mixture is much less viscous. This allows the etching gases to diffuse more freely through the solution so that etching gases escape from
the channels before pressures build up above the critical level that would break the channels [96].
Improper handling of completed wafers and devices also leads to some unusable devices.
Most of the damage resulting from handling is due to scratching the waveguides with tweezers or
damage that occurs when cleaving the wafers into individual devices. Occasionally, devices are
destroyed during shipment between BYU and UCSC, but most of this damage can be avoided by
using proper chip or wafer holders. Early in the fabrication of ARROW waveguides at BYU, the
wafers were cleaved into 9 pieces and mechanically background to thin the chips. Thinning the
chips from thicknesses of 500 µm to only 250-300 µm facilitates good cleaved waveguide facets
but can also lead to more channel breakage. Some of this breakage likely occurred during mounting
and unmounting of the samples for the backgrinding process. Further breakage often occurred once
the smaller pieces were placed inside the same dish for acid etching of the sacrificial cores. Yields
have greatly improved since this process was found unnecessary and abandoned, reducing the risk
of physical abrasion on the delicate waveguide surfaces during sacrificial core removal.
4.2

ARROW Platform Losses
After determining that the waveguides are intact, they are ready for testing. For testing

ARROW sensor platforms, each individual sensor chip is typically first characterized using the
edge-to-edge total optical throughput, with the test setup for this measurement shown in Figure 4.3.
There are several loss mechanisms in the ARROW sensor platforms, and the total throughput gives
a rough measure of the overall quality of the fabricated chip. Additionally, the total throughput
provides a metric for comparison between both individual chips and different designs.
For the chip throughput measurement, an individual ARROW sensor device is placed on
the testing stage. Light of the wavelength of interest is coupled from a laser into a single-mode
optical fiber. The end of the fiber is placed in a fiber mount on a micrometer stage to allow for
alignment with the solid-core waveguide on one edge of the chip. To collect the light emitted from
the solid-core waveguide on the opposite edge of the chip, a microscope objective is aligned with
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Figure 4.3: Losses in an integrated ARROW sensor platform.

the solid-core waveguide facet. The light collected by the objective is coupled into an optical power
meter. The positions of the fiber and the objective are then carefully adjusted until the transmitted
power is maximized, indicating the ideal alignment.
For each sensor platform, the first loss mechanism is the edge coupling efficiency, κe1 . This
efficiency accounts for the reflection of light from the chip facet as well as the coupling efficiency
from the guided fiber mode to the mode in the solid-core waveguide. One of the most common
issues encountered with ARROW sample preparation for optical testing is the cleaved facet quality,
where the facets are formed in the PECVD layers on top of the silicon substrate. In order to create
good optical facets that are perpendicular to the waveguides and allow for maximum light coupling,
it is necessary to align the sacrificial cores and the ridge waveguides with the silicon crystal lattice.
This is accomplished by aligning the first photomask with the large flat on the edge of the wafer,
which is ground into the wafer by the supplier. However, the accuracy of the alignment with the
[100] direction of the silicon crystal is limited by the accuracy of the flat location, which can be
off by up to 2%, and this can cause roughness on the cleaved facets. Another issue that affects
the facet quality is that some of the facets will be damaged during cleaving. Typically, facets
are examined after cleaving to determine their quality, and bad facets are recleaved to maximize
the optical power coupling and minimize the introduction of optical mode aberrations. Facets are
usually examined using an optical microscope, but in the testing setup, a CCD camera is also used
to image the waveguide facet before testing. Figure 4.4 shows some SEM images of cleaved ridge
waveguide facets of varying quality.
At the far edge of the chip, the second edge coupling coefficient, κe2 , also accounts for the
reflection at the chip facet. However, since an objective is used to collect the light, most of the
74

(b)

(a)

(c)

2 µm

2 µm

5 µm

Figure 4.4: SEM images of solid-core ridge waveguide facets created by wafer cleaving: (a) Badly
damaged facet. (b) Rough facet resulting from imperfect alignment with the silicon substrate. (c)
High-quality facet.

emitted light is collected, and we can assume that the edge coupling is limited by finite reflection
from the facet. Because of this, κe2 ≈ 0.96 for a good-quality facet between a SiO2 solid-core
waveguide and air. Typically, measured values of the edge coupling efficiencies are approximately
κe1 × κe2 ≈ 0.55 and are basically set by the materials used. There is potential to improve the
edge coupling efficiency using antireflection coatings on the chip facets, but this would greatly
increase the fabrication cost and complexity of the ARROW devices and has not been pursued.
Cleaved facets can also be improved by facet polishing with fine, diamond-coated polishing pads.
However, this is very difficult because of the multiple facets and delicate hollow waveguides on
our ARROW platforms as well as the long polishing times required for each facet.
The next loss mechanism is the propagation loss associated with the solid-core waveguide,
αs . Loss in the solid-cores occurs from absorption in the films, as well as scattering from the
roughness of the tops and sides of the solid-core waveguides. Typically, the solid-core waveguides
are formed in 3-5 µm-thick SiO2 PECVD films, and very little light is absorbed by these films.
However, the PECVD deposition results in very rough surfaces, and the roughness on the surface
of each of the lower films is transferred to the upper layers. The roughness of the top SiO2 layer
is not only the sum of the roughness of the lower layers, but defects and bumps in the lower
layers are coated and effectively amplified through subsequent deposition, resulting in a typical
rms roughness of approximately 7.62 nm. The sides of the solid-core waveguides are also rough,
and the roughness of the material and the sides of the waveguide are the main sources of solidcore waveguide losses, which are typically about αs ≈ 0.6 − 0.9 cm−1 for 12 µm-wide solid-core
waveguides.
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Next, loss occurs at the interface between the solid and hollow-core waveguides, as depicted in Figure 4.5(a), and the interface transmission efficiency, κi , accounts for this. In theory,
the top ARROW layer structure can be designed to maximize the transmission through these interfaces [97], with κi ≈ 0.98. However, with actual fabricated ARROW devices, light scatters
dramatically at these interfaces, as shown in Figure 4.5(b). This light scattering leads to an average of only 35% transmission through each of these interfaces. The first main cause of this low
transmission is the way that the PECVD films coat the rectangular sacrificial core. Because of
the non-conformal deposition of the films, film deposition occurs more slowly at the lower corners of the structure. This results in thinning of the films in these areas, producing non-uniform
film thicknesses on the sides of the waveguide and a crevice in the solid-core waveguide films at
the interface. Both of these issues cause reduced light transmission between the solid and hollow
waveguides.

(a)

(b)
Solid-core

Interface, κi

Hollow-core

Figure 4.5: (a) Cross-sectional view of interfaces between solid and hollow ARROWs. (b) Image of
light scattering from an actual ARROW interface between solid and hollow waveguides.

In ARROW platforms, the hollow-core waveguide also has associated propagation loss, αh .
As discussed in Chapter 2, the ARROW waveguides are inherently lossy waveguides. However, as
with the solid-core waveguides, additional loss is caused by the inherent roughness of the PECVD
films. Further loss in fabricated hollow-core waveguides is caused by the non-conformal deposition
process and the corresponding vertical layer deviations from the design thicknesses. For complete
platforms, the total optical throughput for the chip, T , is given by
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T = κe1 e−αs ls κi1 e−αh lh κi2 κe2 ,

(4.1)

where ls and lh are the lengths of the solid and hollow waveguides, respectively. In order to improve the total throughput and increase the sensitivity of the ARROW platforms, several areas can
be focused on. First, the loss of the solid-core waveguides can be lowered by reducing the roughness of the waveguides. This might be possible by using a different material for the solid-core
waveguides, by changing the deposition process to result in smoother films, or by improving the
solid-core etch process to reduce the roughness of the waveguide sidewalls.
For light transmission through a complete ARROW platform, the total light attenuation for
each individual mechanism is shown in Table 4.1 for typical measured values with a water-filled
waveguide. As shown in Table 4.1, the two biggest sources of attenuation are the interface coupling
and the hollow-core waveguide loss. Therefore, the two most promising methods of improving the
ARROW platform throughput is to reduce the hollow-core waveguide loss, αh , and to increase
the solid-hollow interface coupling efficiency, κi . A method to increase the interface transmission is discussed in Chapter 6. Advanced ARROW designs and structures to reduce hollow-core
waveguide loss are discussed in Chapters 5 and 7.

Table 4.1: Optical attenuation by loss mechanism for a complete ARROW sensor platform.

4.3

Mechanism

Typical Value

Edge Coupling
Solid-core Waveguide Loss
2x Interface Loss
Hollow-core Waveguide Loss

κe1 × κe2 = 0.55
αs = 0.6 cm−1 , ls = 0.8 cm
κi1 = 0.35, κi2 = 0.35
αh = 1.8 cm−1 , lh = 0.4 cm

Attenuation
45%
38%
88%
51%

Optical Characterization
The ultimate measure of the success of the ARROW fabrication process is the optical per-

formance of the completed waveguides. The mode profile and propagation loss are important
waveguiding indicators that are characterized with hollow ARROW waveguides. Many different
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methods have been used to characterize the propagation loss or mode profile of a waveguide, including optical time-domain reflectometry [98], prism coupling [99, 100], scattered light intensity
analysis [101], cutback [4], and optically induced particle transport [102].
Optical time-domain reflectometry has been used to characterize the loss of hollow waveguides [103], but this method requires sophisticated setups and relatively long waveguide sample
lengths. Prism coupling is a technique that uses one or more contact prism couplers to couple the
guided beam out of the waveguide [99,100]. By sliding the prism coupler along the waveguide, the
optical power attenuation versus length can be obtained. However, this method requires a complex
mechanism to maintain contact between the prism and the waveguide and can be destructive of the
delicate ARROW structures. Additionally, this method does not work well with buried waveguides,
such as with our hollow ARROWs that are covered by several cladding layers. The waveguide
propagation loss can also be determined by measuring the scattered light intensity along the length
of the waveguide, and the optical attenuation can be extracted from this measured data [101]. This
method is attractive for use in determining the loss for both solid and hollow waveguides because
it allows for fast, non-destructive testing. However, the hollow ARROW waveguides are buried
inside the chip and covered with weakly-scattering multiple cladding layers, and so are difficult to
reliably measure using this technique.
The standard cutback method allows for reliable waveguide loss determination, but it requires destructive testing of relatively long waveguides due to cleaving limits [4, 103]. With this
technique, the optical power transmission through a long waveguide is measured and repeated
as the waveguide is cleaved to shorter lengths. By plotting the transmitted power versus waveguide length, the waveguide attenuation can be determined. Despite the drawbacks of the cutback
method, it is the method we most frequently use to characterize new ARROW waveguide designs
since it allows for relatively simple and fast testing of multiple waveguides on a single chip. An
advantage of this method is that it also provides for simple imaging of the mode profiles. A nondestructive method was recently demonstrated for measuring the loss of ARROW sensor platforms
with liquid-filled cores using optically induced particle transport [102]. This method is now frequently used for characterizing liquid-core waveguide sensor platforms.
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4.3.1

Cutback Method
The standard cutback method has long been used for waveguide characterization [4]. Our

test setup for the cutback method is shown in Figure 4.6. First, laser light at the test wavelength
is coupled into an optical fiber using a microscope objective (NA=0.55). The optical fiber passes
through a polarization controller and is held in place next to the waveguide under test by a fiber
mount. On the far side of the waveguide chip, another objective collects the emitted light and
couples it into a detector. Micrometer stages under the fiber mount, waveguide chip, and collecting objective allow for alignment adjustments. After rough alignment, the fine alignment and
polarization are adjusted until the power transmitted through the waveguide is maximized, and the
maximum power level is recorded for the waveguide length. Several waveguides on the same chip
with the same core dimensions are measured for each waveguide length. The near field image of
the mode profile can also be imaged using a CCD camera in place of the detector.

Polarizer

Fiber
Mount

Waveguides

Objective

Detector

SMF
Objective
Laser
Stage

Figure 4.6: Optical characterization of ARROWs using the standard cutback method.

Next, one end of the waveguide is cleaved off, the waveguide is replaced and realigned
in the test platform, and the measurement is repeated. Using the measured data for the transmitted power percentage, Tp , versus waveguide length, l, the data is fitted to an exponential curve
representing waveguide throughput,
Tp = κ eα l ,

(4.2)

where α is the waveguide loss and κ = eb represents the waveguide coupling coefficient, and
takes into account the optical power lost at each end of the waveguide. To accurately determine
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these parameters, the transmitted power is measured for several waveguides of the same length,
and the determined loss and coupling are averaged for several samples. By plotting the data and
exponential fit on a log scale, the fit function becomes

ln( Tp ) = α l + b,

(4.3)

where α is the slope and b is the y-intercept of the fitted line. With the cutback method, straight
ARROW waveguides with either hollow or solid cores can be characterized. This is the method
most often used to characterize the loss of air-core and solid-core waveguides with beginning
lengths of up to 2 cm. However, it is difficult to measure the loss of water-core waveguides using
this method, since the water evaporates very quickly out of the hollow cores. Because of this,
most liquid-core waveguide loss measurements that were taken early in the ARROW project used
cores filled with ethylene glycol, which evaporates much more slowly than water [44]. While
this allowed for good measurements to be recorded, the higher index of ethylene glycol (n=1.43)
required designs to be tailored specifically for cores filled with either ethylene glycol or water
(n=1.33).
Another issue with this characterization method is the difficulty of producing good-quality
cleaved facets on each waveguide with multiple cleaves. This is particularly difficult for hollow waveguide characterization, where the thin top cladding layers often fracture during cutback
cleaves. Such facet fracturing with a hollow waveguide is visible in Figure 4.7(a,b), and a goodquality hollow waveguide facet is shown in (c). Rough facets result in decreased coupling efficiency and increased variation in the measured data. In extreme cases, the fracturing of the top
layers extend far enough along the waveguide that the coupling is very low and the data point must
be discarded.
To date, the cutback method has been reliably used for loss determination with all solidcore ARROW waveguides. On actual integrated ARROW platforms, the cladding layer thicknesses
are shared for both solid and hollow-core waveguides. Therefore, it is desirable to create many
solid and hollow waveguides on the same wafer for loss determination and comparison. Because
of this, the mask design used to create hollow waveguides for characterization also allows for
defining solid-core waveguides on the same wafer. For solid-core characterization, typically 21
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(a)

Good
Cleave

Poor
Cleave

Bad Cleave

(b)

(c)

5 µm

5 µm

Figure 4.7: Cleaved hollow ARROW facets: (a) Variety of cleaved facets on a single chip. (b) Bad
facet caused by waveguide fracturing at the cleave. (c) Good-quality cleaved facet.

waveguides that are 2 cm in length and 9, 12, and 15 µm in width are created and tested using
cutback. Figure 4.8 shows the measured transmission data for several cutback lengths of solidcore waveguides 12 µm long. The fitted line was used to calculate an average loss of 0.871 cm−1
for these waveguides, which is much higher than simulations predict. The excess loss for these
structures was mostly caused by the roughness of the PECVD layers used to form the waveguide
and the sidewall roughness of the etched ridge. With the current ARROW fabrication process,
much of this roughness is unavoidable. However, future improvements may allow for the formation
of smoother waveguides in a different material that would result in reduced solid-core waveguide
losses.
Many early liquid-core ARROW waveguides were tested with the cutback method, with
ethylene glycol-filled cores. The first waveguides that are covered in this dissertation consisted of
rectangular and arch-shaped ARROW waveguides designed for liquid-core applications, such as
those shown in Figure 4.9 [13]. As shown with the inset CCD camera images of the near-field
guided mode profiles, both the rectangular and arch-shaped waveguide geometries allow for single
mode propagation with good optical confinement in the hollow waveguide core.
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Figure 4.8: Measured losses for solid core waveguides 12 µm-wide on top of ARROW layers.

(a)

(b)

5 µm

5 µm

Figure 4.9: SEM images of fabricated ARROW waveguides with inset mode profile images: (a) Standard ARROW with rectangular core. (b) Arched-core ARROW. (Light gray: SiO2 , dark gray: SiN)

Both of these waveguides were fabricated on silicon substrates with three periods of alternating SiN and SiO2 cladding layers 120 and 320 nm thick both below and above the core. SiN
layers were nearest the core, and the final SiO2 layer with both structures was approximately 1.9
µm thick. For comparison, straight waveguides were fabricated for both structures with 9, 12,
and 15 µm core widths and core heights of 3.5 µm and 4 µm for the rectangular and arch-shaped
waveguides, respectively. The completed waveguides were filled with ethylene glycol via capillary
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action and tested with the cutback method and light at 633 nm. Experimental and simulated losses
are compared for the two structures in Figure 4.10 [13].

1.4
Experiment - arched

Propagation Loss (cm-1)
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Experiment - rectangular

1.0

Simulation - rectangular
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Figure 4.10: Mode loss of hollow-core ARROWs versus FWHM mode area. Circles: arch-shaped
core; squares: rectangular cores; filled symbols: experiment; open symbols: simulation.

The mode areas displayed in Figure 4.10 were determined by measuring the full-width at
half-maximum (FWHM) of the mode profile, as imaged by a CCD camera at the output facet of
waveguides approximately 3 mm long. The mode area was chosen for this comparison due to
the different geometries of the cores and because the mode area determines the excitation volume
in most sensing applications. The figure shows several important trends. First, the measured
loss increases characteristically as the mode area and core size decreases. Second, the arch-shaped
waveguides consistently exhibit lower losses than comparable standard rectangular-core ARROWs.
The loss value of 0.26 cm−1 for the largest arch-shaped core also represents the lowest liquid-core
loss yet achieved for hollow ARROW waveguides.
One reason for the lower loss of the arch-shaped cores is because the arched shape allows
for uniform coating of the core when the top layers are deposited, while the rectangular core is
coated with cladding layers on the top and sides of the waveguide that differ in thickness. While
this effect can largely be compensated for by appropriate layer design, it adds to design complexity
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for rectangular devices and can result in increased waveguide losses. Finally, the experimentallydetermined losses for both structures are much higher than those predicted by simulations using
commercial software (FIMMWAVE, Photon Design). The discrepancy between the simulated and
measured values is attributed mainly to surface roughness and scattering in the PECVD SiO2 and
SiN cladding layers. When testing arch-shaped ARROWs with the cutback method, coupling
between the mode in the optical fiber and the fundamental mode in the hollow waveguide is also
improved about 10% with the arched core versus the standard rectangular core [13]. This is because
the arch-shaped ARROWs support a rounder mode profile, which is closer in shape to the round
mode of the optical fiber used to couple light into the waveguide.
Air-core losses at 785 nm were also determined for similar rectangular-core structures with
these early ARROWs. However, the losses were extremely high (∼9-10 cm−1 )for the standard
ARROW structure with core dimensions this small. An air-core waveguide loss as low as 6.5
cm−1 was obtained for a much larger structure (3.5x24 µm) that had a FWHM mode area of only
6.25 µm2 [45]. Improvements in the air-core waveguide loss were later achieved by more advanced
structures and designs, as detailed in Chapters 5 and 7.
4.3.2

Optically-Induced Particle Transport
Radiation pressure has been used extensively for trapping and manipulating particles and

atoms [104], with applications such as optical tweezers [105] and particle transport through hollow
waveguides [38, 106]. Optical radiation-induced particle transport was recently demonstrated as
a non-destructive method that can be used to determine the loss of liquid-core waveguides and is
well-suited to measurements with water-filled ARROW waveguides [102].
This method requires a complete ARROW platform, with the testing setup shown in Figure 4.11. Fluid reservoirs are attached to the chip surface over the open ends of the hollow waveguide and are filled with a solution of ultrapure water, Triton X, and 1 µm-diameter polystyrene
spheres (n=1.59, Duke Scientific) with a concentration of 0.4 particles/nL, which corresponds to
less than one particle in the hollow waveguide volume. Frequency doubled Nd:YAG laser light
at 532 nm is coupled into a single mode fiber and then into the input solid core waveguide on
the ARROW platform to provide the radiation pressure. Induced particle motion is observed from
above through a microscope setup (0.45 NA 50x objective) with a 540 nm long-pass filter and
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imaged onto a CCD camera. The camera is used to capture images of the particle trajectory with
a temporal resolution of 50 ms and a position accuracy of less than 200 nm. After calibrating the
images with the proper length scale, the particle trajectory is determined using a particle-finding
algorithm based on the localized brightness from optical scattering off of the particle.

Figure 4.11: Optical characterization of ARROWs using optically induced particle transport.

The entire coupling setup is mounted on a translational stage and moved in the image plane
to allow for particle tracking along the length of the waveguide. For each test measurement run, a
single particle is introduced into the active volume of the hollow waveguide using pressure induced
flow before laser irradiation. After positioning inside the waveguide, the pressure is then balanced
until there is negligible particle drift, and the waveguide is carefully examined to ensure only a
single particle is in the excitation volume. At this point, the laser light is turned on, and the particle
motion is imaged with the CCD camera. By accounting for the forces involved in this type of
particle motion, the particle trajectory versus time, z(t), can be shown to be

z(t) =

1
ln [ v0 αwg t + eαwg z0 ] ,
αwg

(4.4)

where v0 is the initial particle velocity, z0 is the initial particle axial position, and αwg is the waveguide loss [102]. Using this equation, the waveguide propagation loss at the transport wavelength
is extracted from the particle trajectory. By measuring the trajectories of several individual parti-
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cles for each waveguide, the average loss has been shown to agree very well with the waveguide
loss determined by other methods.
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Figure 4.12: Optically-induced particle trajectory (circles) and fitted curve with water-filled ARROWs.

Figure 4.12 shows the experimental data and fitted curve for the trajectory of a particle
inside a water-filled ARROW waveguide (note only 30 out of 1687 points shown for clarity) [102].
This device had core dimensions of 5 x 12 µm and the dielectric layers were (starting from the
substrate - all values in nm): SiO2 SiN SiO2 SiN SiO2 SiN - core - SiN SiO2 SiN SiO2 SiN SiO2
(268 100 268 100 268 100 - 5000 - 132 286 146 300 128 3016). The particle transport measurement
was repeated 7 times on one sample, and from the measured trajectories, a waveguide propagation
loss of αwg = 1.8 ± 0.2 cm−1 at 532 nm was determined. This agrees very well with the loss of
1.7 cm−1 calculated using the 2x2 matrix formalism [31]. This loss value is now known to be
representative of typical losses for water-core ARROW waveguides in the wavelength range of
500-700 nm, which is much higher than the losses achieved in straight waveguides with ethylene
glycol cores. Using this method, we now have the capability of reliable, non-destructive loss
measurement with completed ARROW sensor platforms with water-filled cores.
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Chapter 5
ARROWs on Pedestals
One of the most promising approaches to improving the sensitivity and utility of ARROW
sensors is to reduce the hollow waveguide propagation loss. ARROWs based on the standard design are fabricated on planar substrates, with SiO2 and SiN layers extending laterally from the
hollow core, as depicted in Figure 5.1(a). Because these lateral terminal layers have a relatively
high index, the hollow-core waveguide loss is much higher than could be achieved using a terminal layer with a lower index. As mentioned in Chapter 4, average losses for fabricated liquid-core
waveguides can result in total optical throughput attenuation of around 50% for 4 mm-long waveguides. Losses for standard air-core ARROWs on planar substrates can be very high, and result in
optical attenuation in excess of 90% for the same waveguide length. As discussed in Chapter 2,
lower losses for both types of waveguides can be produced by surrounding three sides of the guiding core with a terminal layer of air [60]. Reducing the air-core loss is particularly important, since
losses for standard ARROWs on planar substrates have severely limited their usefulness for many
applications.

(a)

(b)

Figure 5.1: Diagrams of ARROW cross sections for two different designs with simulated losses for
liquid cores (690 nm): (a) 0.91 cm−1 , (b) 0.20 cm−1 ; and air cores (785 nm): (a) 7.23 cm−1 , (b) 1.09
cm−1 .
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5.1

Fabrication
The simplest way to achieve this optimized, air-terminated structure is to fabricate the

hollow waveguide on top of a pre-etched pedestal, and this was the first method attempted [60],
as shown in Figure 5.1(b). The basic process for the fabrication of these devices is shown in
Figure 5.2. First, pedestals are etched into the silicon substrate through RIE, using a CF4 -based
etch chemistry. Careful control must be made over the etching parameters to produce pedestals of
the correct size. After the pedestal is etched, the PECVD layers are deposited normally, and then
the sacrificial core is deposited and defined on the top of the pedestal. The structure is completed
after the top PECVD layers are deposited around the core. While this does not result in the ideal
structure, simulations have shown that this structure could significantly lower losses for both liquid
and air-filled waveguides. Using this structure, simulations with FIMMWAVE predict that losses
could be lowered from about 0.91 to 0.20 cm−1 for liquid cores at 690 nm and from about 7.23 to
1.09 cm−1 for air cores at 785 nm with 5.8x12 µm cores.

Pedestal
Etched

Etch Mask

(a)
Bottom
PECVD Layers

(d)

(b)

Mask
Removed

(c)
Top PECVD
Layers

Sacrificial
Core

(e)

(f)

Figure 5.2: Fabrication process for ARROWs on pedestals: (a) Etch mask applied. (b) Pedestal etched.
(c) Etch mask removed. (d) PECVD layers deposited. (e) Sacrificial core deposited. (f) Top PECVD
layers deposited.

The first consideration for fabrication of ARROWs on pedestals is the size of the pedestal.
In order to achieve the air-surrounded structure that is desired to reduce the hollow-core waveguide
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loss, the hollow core must be raised above the field of the substrate. This requires the use of
pedestal with a height greater than the height of the top ARROW layers, which typically add up to
a total thickness of about 5µm. After coating with the PECVD layers that will be beneath the core,
the top of the pedestal must be wide enough to allow for aligning the sacrificial core on top of the
pedestal. This usually equates to a requirement for the coated pedestal to be about 3-4 µm wider
than the core will be.
When the first ARROWs on pedestals were created, the only tool in the IML capable of
plasma etching silicon was the Anelva RIE, so recipes were developed to etch pedestals using this
tool. SU-8 lines were aligned with the silicon wafer flat and patterned to form the etch mask. The
silicon etching recipe developed used 100 W of RF power, 25 sccm of CF4 , 3 sccm of O2 , and
a process pressure of 0.100 Torr, which produced an etch rate of about 70 nm/min. Figure 5.3
shows SEM images of silicon pedestals etched using this recipe. While higher RF power and
lower etching pressure could have produced more anisotropic etch profiles, this recipe was chosen
because of the relative stability of the process and the smooth curve of the profile. The smooth
curve of the profile was desired because it was presumed that this would promote good PECVD
film coatings and improve fabrication yield.

(a)

(b)

5 µm

5 µm

SU-8 Etch
Mask

dh

dv
Silicon
Pedestal

Silicon

Figure 5.3: SEM images of silicon pedestals: (a) SU-8 etch mask on pedestal after etching. (b) Completed pedestal after etch mask removed.

As seen in Figure 5.3, this etching recipe produces a significant amount of mask undercutting. For the pedestal shown in the figure with an etch depth, dv , of 5.2 µm, the mask undercut,
dh , is approximately of 2.1 µm on each side. Because of the undercut and the alignment toler89

ances, it is necessary to employ an SU-8 etch mask that is approximately 8 µm wider than the core
width to produce a pedestal with the correct width. Because of the undercutting, any change in
the pedestal etch depth also results in a change in the final width of the top of the pedestal. For
the recipe developed, the SU-8 etch mask is also etched by the CF4 -based process chemistry. This
makes estimating the pedestal height very difficult before the etch mask is removed. After pedestal
etching has reached the proper etch depth, the SU-8 mask is removed by etching with Nanostrip
for 30 minutes, and the actual pedestal height is measured.
Another problem that was encountered with silicon pedestal etching using the Anelva RIE
was the large degree of variability from one etch to another. Etch rates were found to vary by up to
a factor of 2, especially for instances when the tool sat idle for long periods of time between etches.
In order to stabilize the etch rate, it was found that a conditioning run was necessary before the
actual pedestal etching. A conditioning run of 20-30 minutes using the same process parameters
with a dummy silicon wafer was found to be sufficient to create repeatable etch rates and depths for
subsequent silicon etches. Using this conditioning run, etch rates were stabilized to 70-80 nm/min
with a selectivity ratio of 0.85-0.90 (SU-8 to Si etch rates). With the stability of the etch rate and
the SU-8 selectivity, the pedestal etch height could be predicted more accurately.
An issue encountered with all etching process, especially plasma etching, is the nonuniformity of etching across the wafer [94]. In the Anelva RIE, the edges of the wafer tend to
etch much more quickly than the center, usually producing 20% or more etch variation for the
silicon pedestal etching process. This is likely caused by the geometry of the chamber, which is
not equipped with a showerhead to disperse the process gases evenly. Instead, a tube with periodic
holes encircles the chamber to disperse the gases, resulting in poor reactant mixing and less uniform etching. The tool is also equipped with a 10 inch, polished, stainless steel wafer susceptor,
and wafers placed on the susceptor can easily slide across the plate during the chamber pumpdown. The most uniform etching occurs when the wafer is centered on the susceptor, which also
functions as the lower electrode. In order to keep the wafer stationary during pump down and to
improve the uniformity, small pieces of rougher silicon are arranged around the edge of the wafer
during etching.
Fabrication of the pedestal ARROWs continues after the pedestals are etched and the SU-8
etch mask is removed in Nanostrip. The bottom antiresonant PECVD layers are deposited normally
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on the completed pedestals. The next step is the deposition and patterning of the SU-8 sacrificial
core. This is a critical step in the fabrication of ARROWs on pedestals, as it is essential to center
the core on the top of the pedestal for ideal waveguide performance and mechanical strength. The
PECVD-coated pedestals are normally about 4 µm wider than the sacrificial core to allow for
alignment tolerances. The normal core recipe also has to be adjusted to account for the additional
height of the pedestals. Since the pedestals only cover a small portion of the wafer surface, the
SU-8 planarizes over the pedestals upon spinning. Therefore, the core recipe targets an SU-8
thickness that is given by Hs = H p + Hc , where H p is the height of the silicon pedestal and Hc is
the desired height of the core (usually 5-6 µm). Besides the spin speed adjustment, the remainder
of the SU-8 processing proceeds normally. After this is completed, the top PECVD layers are
deposited normally, and the wafer is blown off with nitrogen between layer depositions. Finally,
the sacrificial cores are exposed by cleaving the ends of the straight channels, and the cores are
removed by Nanostrip etching.
To fabricate sensor platforms using this pre-etched pedestal structure, a few adjustments
must be made to the process flow, as shown in Figure 5.4. First, an etch mask must be used to
protect not only the hollow-core but also the solid-core waveguide regions of the platform. After
the pedestal is etched, the processing proceeds as before. Once the top PECVD layers have been
deposited, the ends of the sacrificial core are exposed by RIE etching, and the sacrificial core is
removed in Nanostrip. Early sensor platforms fabricated with the pre-etched pedestals did not
require a separate RIE etch to define the ridge waveguides, as standard ARROW platforms do,
since the pedestal under the ridge defined the extent of the waveguide. However, this required the
careful design of the etch mask layer to produce pedestals that would result in properly-sized ridge
waveguides after PECVD deposition.
5.2

Results
Figure 5.5 shows an SEM image of a completed ARROW fabricated on a silicon pedestal

using this processing. Clearly visible in the image are the dark gray SiN layers and the light gray
SiO2 antiresonant layers of the ARROW structure, with the contrast created by RIE etching the
waveguide facet.
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Figure 5.4: Process flow for fabrication of ARROW sensor platforms on pedestals: (a) <100> silicon
wafer used as a substrate. (b) SU-8 etch mask deposited to protect waveguide regions. (c) Pedestal
etched using RIE. (d) Etch mask removed. (e) Bottom PECVD layers deposited. (f) SU-8 sacrificial core deposited and patterned. (g) Top PECVD layers deposited. (h) Sacrificial core exposed and
removed.

In order to characterize the optical properties of this structure, straight waveguides of different widths were made using this fabrication process. Waveguide losses for air-cores at 785 nm
were determined using the standard cutback method with waveguide cores that were 5.8 µm in
height and 9, 12, and 15 µm in width. The experimental data is displayed in Figure 5.6, and losses
for the waveguides were 6.8, 4.2, and 2.6 cm−1 for 9, 12, and 15 µm-wide waveguides, respectively [60]. The loss of the 15 µm-wide waveguide represented the lowest loss achieved to that
point for air-core ARROW waveguides.
Figure 5.6(b) shows the comparison of this structure with the theoretical predictions for
the losses of standard ARROWs on planar substrates. Actual data for standard ARROWs with
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5 µm

Figure 5.5: SEM image of a completed ARROW on a pre-etched substrate pedestal (Light gray: SiO2 ,
dark gray: SiN).
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Figure 5.6: (a) Transmitted power versus waveguide length on pre-etched pedestals with air-filled cores
at 785 nm (symbols: experiment, lines: exponential fits). (b) Hollow waveguide loss with air-filled
cores at 785 nm for different core widths (height = 5.8 µm); circles: pre-etched experiment, squares:
pre-etched simulation, dashed line: standard design (theory).

the same dimensions are not shown here because the losses were excessively high, but the loss of
ARROWs created on these pre-etched pedestals was significantly lower than even these theoretical
predictions. The loss in 9 µm-wide waveguides was 6.8 cm−1 with a mode area of only 6.25 µm2 ,
which is same as the lowest loss achieved previously for a 3.5x24 µm standard ARROW device
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[45]. This improvement in loss for smaller mode areas is particularly attractive for applications in
nonlinear optics, where effects scale with light intensity.
The experimental losses were higher for these pedestal ARROWs than the full 2D loss
simulations for the same structure (squares), as shown in Figure 5.6(b). However, fairly good
agreement was found between the simulated and experimental values. The remaining discrepancy
between experiment and theory is likely due to several factors, including surface roughness and
misalignment of the waveguide core on the pedestal. While these shoulders on the sides of the
core only extend a few µm from the core, they increase the loss of the structure. Shoulders of
consistent sizes could be accounted for in the waveguide design; however, the difficulty of accurate
core alignment usually leads to the formation of uneven-sized shoulders.
Besides increasing the optical loss of pedestal ARROWs, these shoulders are also the location of the least mechanical strength in the structure. Just as encountered with standard ARROWs
on planar substrates, the PECVD deposition process produces corner seams at the juncture between
the horizontal surface of the pedestal and the vertical surface of the core sidewall. Because of the
geometry of ARROWs on pedestals, this corner seam is even weaker than in standard ARROWs,
and tends to lead to a great deal of channel failure during sacrificial core removal, as shown in
Figure 5.7(a). This has resulted in a very low fabrication yield for pedestal ARROWs.

5 µm

(a)
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Metal edge
Etched
Area

Non-centered
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Etched
Area

Rough
Edge

Seam
Break

Figure 5.7: Problems encountered with pedestal ARROWs: (a) Channels breaking at the corner seam.
(b) Roughness of pedestal edges.
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Another non-ideality produced by this fabrication process is the roughness of the etched
pedestal edges, as shown in Figure 5.7(b). This roughness is caused by the neutral radical etching
occurring during the pedestal etching, and is typical of that produced by chemical etching mechanisms. The roughness of the pedestal is reproduced and enlarged as the PECVD layers coat the
pedestal, and this results in rough edges on the solid and hollow waveguides and can be another
reason why experimental losses have been higher than simulations.
Because of the pedestal etch rate variation across the wafer with the Anelva RIE, pedestals
are formed with up to 20% variation in height, and this leads to approximately the same variation
in the heights of the cores that are deposited on top of the pedestals. This core height variation can
have a significant effect on the waveguide losses, since the loss scales with the size of the hollow
core. Some of the problems with etch variation and repeatability stem from the design of the tool
being used. For example, during etching, the RF matching network must be manually adjusted to
maintain good impedance matching, and the chamber pressure must be maintained by adjusting
a manual valve leading to the vacuum pump. Both of these things, as well as the process gas
introduction tube could be sources of some of the etch variability observed. The etch variability
and other non-idealities encountered using the Anelva RIE could be improved by using a different
etching tool or mechanism to form the pedestals. Different fabrication methods for ARROWs on
pedestals that are able to produce more consistent results are discussed in Chapters 6- 7.

95

96

Chapter 6
Single Over-Coating ARROWs
As discussed in Chapter 4, the major source of loss in the ARROW sensor platforms is
the low efficiency of the interface coupling between solid and hollow waveguides. In theory,
the ARROW layer structure can be optimized to give an interface transmission of approximately
98% [97]. However, significant scattering occurs at these interfaces in fabricated devices, and
experimental evidence has shown that the actually coupling efficiency at each interface is closer to
35% [15]. On a complete ARROW sensor platform, the edge-to-edge optical throughput includes
the effect of two of these interfaces, as depicted in Figure 6.1(a), which attenuate the light to
roughly 12% of the original power without considering any other loss mechanisms.
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Figure 6.1: Cross-sectional view of light transmission through an ARROW platform: (a) Standard
ARROWs with multiple layers around the core. (b) New design with only a single over-coating (SOC)
above the core.
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This high interface loss occurs for several reasons. The first main reason is because the
multiple upper PECVD layers coat the sacrificial core with non-uniform layers on the sides. This
occurs because the non-conformal coating nature of PECVD films, where horizontal surfaces build
up thicker films than vertical surfaces. While this layer thickness difference can be accounted for in
the ARROW layer design [60], the natural variation in the ratio of the horizontal and vertical film
thicknesses makes this very difficult. The thicker film on the top of the sacrificial core also leads
to shadowing and and slower deposition of the vertical layers on the sides of the core, where the
lower parts of the vertical layers are deposited thinner than the upper parts. This non-uniformity of
the vertical antiresonant layers can result in reduced interface transmission and increased optical
scattering. The PECVD layers also have inherent roughness, which leads to additional scattering
as light passes through the multiple layers at the interface. Although the solid and hollow waveguides are designed to have the guided mode centers aligned, there is still coupling into higher-order
modes because of transmission through the vertical ARROW layers, and this decreases the optical power in the desired fundamental mode. Additionally, light transmission through the vertical
antiresonant layers at the interface inevitably introduces a wavelength dependence, which is undesirable for broadband operation.
The deposition shadowing effect also leads to the formation of a crevice at the lower corners
of the waveguide cladding, as shown in Figure 6.2. Figure 6.2(a) is an SEM image of an actual
ARROW platform where the material has been etched away by focused ion beam (FIB) etching to
reveal the cross section of an interface and the crevice that forms at the lower corners of the core,
while Figure 6.2(b) shows the crevice on a similar device, where the ARROW layers have been
etched back to show contrast between the layers. Simulations have shown that a portion of the
light lost at the interface is caused by the geometry of the crevice. This occurs because the light
propagating down the solid-core waveguide is both compressed and scattered by the dipping of the
crevice surface before the light is coupled into the hollow waveguide. At the lowest point of this
crevice, a faint seam is also visible in the PECVD layers. This seam forms as basically disparate
films build up on the vertical and horizontal surfaces and grow together. As discussed previously,
these corner seams are mechanically the weakest points in the waveguide structure, but they could
also lead to additional scattering and loss for light transmission through the interface between solid
and hollow waveguides.
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Figure 6.2: SEM images of hollow-solid waveguide interface cross sections: (a) An actual interface
revealed by focused ion beam etching, showing the interface crevice. (b) Cross section showing the
crevice and seam in the films at the lower corner (Light gray: SiO2 , dark gray: SiN).

Interface transmission efficiency could be improved by a new design that would remove
the multiple antiresonant layers on the sides and top of the hollow core and replace them with a
single over-coating (SOC). This would eliminate the transmission dependence on top layer thickness fluctuations introduced by the fabrication process. Such a structure, depicted in Figure 6.1(b),
would allow for light to pass directly from the solid waveguide to the hollow core of the ARROW
waveguide. Assuming ideal geometries, materials, and mode coupling at the interface, the transmission from solid to hollow waveguides for this structure could be as high as 99.8% for a SiO2 top
layer with a water-filled core, as predicted by the Fresnel transmission coefficient with the normal
incidence approximation. This is close to ideal and much less dependent on fabrication variations
than the standard ARROW design.
As shown in Figure 6.1(b), the SOC ARROW design employs the usual bottom antiresonant
layers for confinement below the waveguide, but confinement above the waveguide is provided by
total internal reflection off of the air-oxide interface. The thick top SiO2 layer can also function as
an antiresonant layer for confinement if the thickness satisfies the antiresonant condition shown in
Equation 2.11 [39]. This design calls for an over-coating that is the same thickness as the hollowcore and should also improves mode coupling efficiency, both at the edge of the chip (κe1 ) and at
the solid-hollow interfaces (κi ). With the standard ARROW design, thickness of the final top layer
and the solid-core waveguide are chosen to vertically align the centers of the solid and hollow-core
waveguides. This gives a top layer thickness equal to the difference between the height of the
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hollow core and the thickness of the other top layers and produces a solid-core waveguide with a
typical height of 3-3.5 µm. Since the single-mode fiber that is used to couple the light onto the chip
has a core diameter of 4 µm, the size difference of the waveguides reduces the coupling efficiency
between the fiber and the solid-core waveguide, κe1 . With the SOC design, the waveguiding layer
for the solid-core waveguide is the same height as the hollow-core (typically 5 µm), and the taller
solid-core layer should improve the edge coupling efficiency between the optical fiber and the
solid-core waveguide.
The coupling efficiency at the interface, κi is also reduced by the size difference between
the solid and hollow-core waveguides with the standard ARROW design. Figure 6.3 shows the
simulated mode coupling efficiency between the solid and hollow-core waveguides with different
heights, H, of the solid-core and includes the effect of the corner crevice [49]. Just considering the
core size difference and the crevice, standard ARROWs should only yield a maximum of approximately 40-50% coupling efficiency at the interface. With the SOC design, the interface coupling
should be higher, and simulations show that over 80% coupling efficency should be possible for 5
µm-tall waveguide cores filled with water, even with the crevice geometry at the interface.
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Figure 6.3: Fundamental mode coupling as a function of the solid-core waveguide height, H for a 5
µm-tall water-filled core at 633 nm.
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One concern with this type of ARROW waveguide is how lossy the hollow waveguide will
be because of the lack of multiple ARROW layers over the core. For air-core waveguides, the loss
with the SOC structure would be prohibitively high (>10 cm−1 ), but liquid-core waveguides could
have more reasonable loss. Despite the increased liquid-core waveguide loss, the improvement in
interface transmission can still yield an overall higher transmittance. Since the liquid-core loss will
be higher with the SOC structure, SOC ARROWs will be most beneficial when the hollow waveguide is short. Using an analytical method [48], the minimum loss is determined to be αh = 0.49
cm−1 for standard ARROWs and αh = 2.47 cm−1 for SOC ARROWs for horizontally polarized
532 nm light. On our standard integrated ARROW sensor platforms, the typical hollow waveguide
length is lh = 4 mm. Based on these theoretical predictions and only considering αh , κi1 , and κi2 ,
we are able to make predictions on how the SOC and standard ARROWs will compare for total
optical throughput. As long as κi for a SOC ARROW is greater than 55% (about 1.5 times that of
the standard ARROW), the SOC ARROW will have greater overall throughput for this hollow-core
length. The SOC structure should not only improve interface transmission, but also increase tolerance to fabrication variations, decrease multiple mode coupling, and largely eliminate wavelength
dependence.
6.1

SOC Pedestals
The fabrication of SOC ARROWs is very similar to that for standard ARROWs on planar

substrates. The biggest difference in the fabrication process is that it begins with pre-etching the
silicon substrate. This pre-etching is used to form pedestals underneath the hollow waveguides,
raising the waveguides above the field of the wafer and allowing for the terminal layer of air on
three sides of the hollow waveguide, just as with the ARROWs on pedestal discussed in Chapter 5.
Both dry and wet-etching can be used to create these silicon pedestals, forming either
isotropic or anisotropic etching profiles. Example profiles created with dry and wet-etching methods are shown in Figure 6.4, with corresponding recipes and etch rates shown in Table 6.1. The first
profile investigated for SOC ARROW fabrication is that shown in Figure 6.4(a) which is formed
by dry etching using the Anelva RIE, which is very similar to the pedestals discussed in Chapter 5.
Because of the nearly-isotropic nature of this etching, the etch mask is undercut horizontally about
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half as far as the vertical etch depth. This requires careful planning so as to employ an etch mask
that is wide enough to produce the correct ultimate pedestal width.

(b)

(a)

5 µm

5 µm

(c)

(d)

5 µm

10 µm

Figure 6.4: Example pedestal profiles formed by pre-etching the silicon substrate using: (a) nearlyisotropic dry etch, (b) anisotropic dry etch, (c) vertical anisotropic dry etch, and (d) anisotropic wet
etch.

Table 6.1: Comparison of etching methods for 5 µm silicon pedestals.
Profile

Recipe

(a) Anelva
(b) STS 1
(c) STS 2
(d) KOH

100 mT, 100 W, CF4 , O2
15 mT, 800 W, 5 W, C4 F8 , SF6
5 mT, 800 W, 1 W, C4 F8 , SF6
45% KOH, 50◦ C
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Rate
(nm/min)

Variation
(%)

Undercut
(µm)

70
200
250
160

22
33
21
0.2

2.1
1.5
0.5
0.050

The profiles shown in Figure 6.4(b) and (c) were created using anisotropic plasma etching
in the STS ICP/RIE. As demonstrated by these images, several different profiles with varying
degrees of undercut and sidewall slope can be created with dry etching. In general for plasma
etching, the more vertical the etched sidewalls, the smaller the degree of undercut, which leads to
more accurate transfer of the etch mask to the substrate. A difficulty encountered with pedestal
formation through plasma etching is etch uniformity across the 4-inch wafer. Pedestals with nonuniform heights across the wafer lead to non-uniform core heights and complicate later processing
steps, including ridge and core expose etching. All of these pedestal profiles formed with plasma
etching have fairly rough sidewalls, leading to additional roughness after the overcoating is applied.
This roughness can ultimately contribute to additional waveguide loss.
The profile shown in Figure 6.4(d) is created by anisotropic wet-etching of the silicon, using
potassium hydroxide (KOH). Because of the nature of this etching and the crystalline structure of
the silicon wafer, this type of wet-etching can lead to very smooth pedestal sidewalls and less
mask undercutting than with some of the plasma etching methods. Alkaline solutions have long
been used for anisotropic silicon etching because of their low cost and very fast etch rates [107].
In addition to KOH, ethylenediamine pyrocatechol (EDP), and tetramethylammonium hydroxide
(TMAH) are also common anisotropic wet-etchants for silicon [2]. Unlike anisotropic plasma
etching, etching with alkaline solutions relies upon crystal orientation-dependent etching of the
silicon wafer, where etching occurs at different rates depending on the crystal plane that is exposed.
The etch rate difference can be as high as 400 for KOH between (100) and (111) planes, and this
leads to very anisotropic etch profiles with <100>100 silicon wafers, as shown in Figure 6.4(d).
6.1.1

KOH Pedestal Etching
For etching the SOC ARROW pedestals, alkaline solution etching was chosen for the

smoothness of the etched surfaces and the uniformity and repeatability of etching depths. KOH
was chosen as the specific etchant because of its low cost and availability in the IML. Since KOH
removes most photoresists, a preliminary step must be used to create the etch mask out of a different material that will be more resistant to KOH. Thermally-grown silicon dioxide is commonly
used for KOH etch masking [107], and although SiO2 is also etched by KOH, the etch rate is much
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slower than for silicon, as shown in Figure 6.5 [2]. For the 45% (by weight) KOH available in the
IML, the etch rate for silicon is at least 100 times greater than that for SiO2 .
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Figure 6.5: 45% KOH etching rates versus temperature for silicon (a) and thermal SiO2 (b) [2].

With KOH etching of silicon, etching proceeds very quickly in the <100> and <110>
directions, so the pedestal is aligned with the <110> direction of the wafer crystal. This is accomplished by aligning the etching mask to the main wafer flat, which is produced by the commercial
wafer supplier. Because of the alignment with the <110> direction, the sides of the pedestal are
formed by (111) planes of silicon, which etch very slowly. The slow etching of the (111) planes
gives a typical undercut, u, of less than 50 nm for an etch depth, dv , of 5.5 µm. The characteristic
angle of this profile is caused by the 54.75◦ angle between the <110> and <111> directions of
the silicon lattice.
The process flow for SOC pedestal formation is shown in Figure 6.6. For the typical hollowcore height of 5 µm, the target pedestal height is at least 5.5 µm. As shown in Figure 6.5, for
etching conducted at temperatures below 60◦ C, a thermal oxide mask layer of less than 100 nm
should be sufficient for etching this 5.5 µm pedestal, but a 200 nm-thick mask layer is used for
safety. First, the layer of SiO2 is grown in a thermal oxidation furnace on a clean (100) silicon
wafer at approximately 1100◦ C. The SiO2 layer, which is grown on both sides of the wafer, is
patterned on the front side of the wafer to form the KOH etch mask while remaining intact on the
back side of the wafer, ensuring that the entire backside remains protected during etching. After
growth of the SiO2 mask layer, the pedestal regions of device are defined by photolithography, as
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shown in Figure 6.6(b). Either photoresist or SU-8 can be used for this step, but SU-8 is typically
used because of photomask availability. After the lithography step, the SiO2 layer is etched with
an RIE etch, transferring the defined SU-8 layer into the SiO2 . Since the SiO2 mask layer is very
thin, virtually any SU-8 thickness can be used for the RIE etch mask. The RIE etching step uses
the standard Anelva RIE etch recipe for SiO2 shown in Table 3.5, and 2 minutes of etching are
sufficient to etch through the SiO2 layer. Overetching is intentionally used with this step to ensure
that the SiO2 is completely removed from the regions that will be etched with KOH.

SU-8 Mask
Deposited

Thermal SiO2
grown

Silicon

(b)

(a)

SU-8 Removed

SiO2 Etched

(c)

(d)
<100>

Pedestal Etched

u
SiO2 Removed

<111>
<110>

dv
54.75°

(e)

(f)

Figure 6.6: Fabrication of SOC ARROW platforms using KOH etching: (a) Thermal SiO2 grown on
a silicon wafer. (b) SU-8 deposited and defined. (c) Oxide layer etched using RIE. (d) SU-8 mask
removed. (e) Silicon pedestal etched using KOH. (f) SiO2 mask removed, leaving the bare silicon
wafer.

At this point, the SU-8 is removed in a piranha etch, leaving a clean SiO2 mask on silicon.
A brief buffered oxide etch (BOE) dip removes any remaining SiO2 from the areas to be etched,
ensuring that bare silicon is exposed to KOH etching. Next, the wafer is immersed in the KOH etch
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solution (45% KOH by weight in water), heated to 50◦ C. Although higher temperatures can be used
for the etching, greatly accelerating the etching rate, the low temperature of this etch allows for
slow removal of the silicon and very precise control of the pedestal etch depth. After approximately
35 minutes of etching, the wafer is removed from KOH and rinsed thoroughly with DI water. After
measurement and verification of the pedestal height, the SiO2 mask layer is removed from both
sides of the wafer by etching in BOE, leaving the bare silicon wafer with pedestals, as depicted in
6.6(f).
6.2

SOC Platform Fabrication
For SOC platform fabrication, it is necessary to use a pedestal etching mask that protects the

regions where both the hollow and solid-core waveguides will be formed, so that they can remain
on the same plane. Figure 6.7 shows SEM images of the pedestals formed for SOC ARROW platforms. The pedestals underneath the solid-core ridge waveguides were intentionally very narrow,
while wider pedestals were used under the hollow waveguides to allow for alignment tolerances.

(a)

(b)

20 µm
Pedestal for
Ridge

Pedestal for Hollow
Waveguide

Pedestal for
Ridge

20 µm

Pedestal for Hollow
Waveguide

Figure 6.7: SEM images of KOH-etched silicon pedestals for SOC ARROW platform fabrication: (a)
Area where solid and hollow waveguides will interface at hollow waveguide bend. (b) Area where solid
waveguides will intersect the hollow waveguide.

The remainder of the SOC ARROW platform fabrication follows the process flow shown
in Figure 6.8. After the pedestal etching is completed, deposition of the bottom anitresonant layers proceeds as usual by PECVD. For the SOC samples fabricated, most of the samples had the
usual six bottom layers, while some samples only used two bottom anitresonant layers in order to
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reduce the fluorescence background of the samples. After the bottom layers are completed, the
sacrificial core is deposited on top of the pedestals. This is a critical step in the fabrication of SOC
ARROWs, as it is essential to center the core on top of the pre-etched pedestal for ideal waveguide
performance. Also, as with the previous ARROWs on pedestals, the normal core recipe has to be
adjusted to account for the height of the pedestals. Since the KOH etching produces pedestals with
a uniform height over the wafer (see Table 6.1), the SU-8 cores will also have a uniform height,
leading to consistent results.

Silicon
Substrate

Pedestal

(a)
Single
Over-Coating

(d)

Bottom ARROW
Layers

Sacrificial
Core

(c)

(b)
Hollow
Waveguide

Ridge Waveguide

(e)

(f)

Figure 6.8: Fabrication of SOC ARROWs: (a) Pedestals etched into silicon substrate. (b) Bottom
ARROW layers deposited. (c) Sacrificial core deposited on top of pedestal. (d) Single over-coating
deposited. (e) Ridge waveguides etched. (f) Sacrificial core removed.

The next step for SOC ARROW fabrication is deposition of the single over-coating. Any
material can be used for this over-coating; however, a thick layer of silicon dioxide is typically
used. The thickness of this SOC layer is chosen to be the same as the core height, allowing
for maximum interface transmission once the solid-core waveguides are formed. For the earliest
SOC ARROW platforms, the solid-core waveguides were used without ridge etching, as shown in
Figure 6.9(a). Previous ARROW platforms on pre-etched substrates used solid-core waveguides
without a ridge etch, as discussed in Chapter 5. Due to the slopes of the KOH-etched pedestals used
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here, solid-core waveguides without a ridge etch are more than 14 µm wide (see Figure 6.9(a)),
while the ideal width has been shown to be 12 µm for high coupling efficiency at the solid-hollow
waveguide interface (see Chapter 2). Because of this, 1 µm-deep ridges are now etched using the
Anelva RIE to form the solid-core waveguides, with the profile shown in Figure 6.9(b). After the
ridges are etched into the over-coating, the tips of the cores are exposed by RIE and removed with
a piranha etch to complete the SOC ARROW platforms.

(a)

(b)
1 µm Ridge

Unetched Ridge

10 µm

10 µm

Figure 6.9: SEM images of solid-core waveguide cross sections for SOC ARROW platforms: (a)
waveguide with no ridge etch. (b) waveguide with a 1 µm-deep ridge etched.

6.3

Results
Figure 6.10 shows a cross-sectional image of a completed SOC ARROW that was fabri-

cated with this process. To prepare the device for imaging, the device was cleaved to show the
cross section and the exposed cross section was etched in the Anelva RIE to show the contrast between layers. Clearly visible in the image are the characteristic KOH-etched silicon pedestal with
smooth sidewalls and the contrasting ARROW layers. Despite the pedestal structure, cleaving of
a SOC device is able to produce clean, smooth facets in both solid and hollow-core waveguides,
which are desirable for both imaging and optical testing.
Also visible in Figure 6.10 and Figure 6.11(a) are some of the non-idealities of this waveguide structure. First, because the waveguide core is defined on top of the pre-etched pedestal,
alignment tolerances require use of a pedestal which is wider than the core. Since the pedestal
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width effectively increases with the deposition of the bottom PECVD layers, the critical pedestal
width is dependent upon the thickness of these bottom PECVD layers. For the device shown in
Figure 6.10, the total thickness of the bottom layers is 1.10 µm, and the top of the pedestal is
increased by approximately 1.0 µm in width, giving approximately 2 µm of extra pedestal on
each side of the core. Some extra pedestal width is necessary to allow for alignment tolerances
of approximately 1 µm, so it is clear that a more narrow pedestal could be used. The drawback
of this extra pedestal width is that it is magnified by the SOC deposition and causes the formation
of shoulders in the top layer that are next to the hollow core. Just as with standard ARROWs on
planar substrates, these layers extend laterally from the hollow core and increase the amount of
light leaking into the cladding. For the device shown in Figure 6.10, the shoulders are over 6 µm
wide at vertical midpoint of the core. Although these shoulder structures can be accounted for in
the ARROW device design, any misalignment of the sacrificial core results in uneven shoulders
(see Figure 6.11(a)), which can drastically increase the hollow-core waveguide loss.

Shoulder

Seam

10 µm

Silicon Pedstal

Figure 6.10: Cross-sectional SEM image of a completed SOC ARROW. (Light gray: SiO2 , dark gray:
SiN) Inset: CCD image of a guided mode profile.

The other non-idealities of the structure are shared with the other ARROW structures. Because of the non-conformal deposition process, the thickness of the SOC is different on the top
and sides of the waveguide above the shoulders. Also, the deposition process still produces the
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corner seams for film deposition around the rectangular sacrificial core. As with other devices, the
mechanical weakness that occurs at this corner seam is where most of the channel failure occurs
during sacrificial etching. Such a device is shown in Figure 6.11(b), where most of the top of the
hollow-core waveguide was removed during sacrificial core removal, with the breakage occurring
at the corner seam.

(a)

(b)

10 µm

Seam Breaks

10 µm

Uncentered Core

Figure 6.11: SEM images of problems encountered with SOC fabrication: (a) Hollow waveguide cross
section showing the misaligned core on the pedestal. (b) SOC platform device where the channel top
broke off due to weakness at the corner seams.

In order to characterize the losses of ARROW platforms made with the SOC process, integrated ARROW platforms were fabricated with both the SOC and standard ARROW design, for
comparison. Both designs had core dimensions of 5 x 12 µm and were tested with a frequencydoubled Nd:YAG laser at 532 nm. For the standard ARROW platform, the dielectric layers were
(starting from the substrate - all values in nm): SiO2 SiN SiO2 SiN SiO2 SiN - core - SiN SiO2
SiN SiO2 SiN SiO2 (268 100 268 100 268 100 - 5000 - 132 286 146 300 128 3016). For the SOC
ARROW platform, the layers were: SiO2 SiN SiO2 SiN SiO2 SiN - core - SiO2 (268 100 268
100 268 100 - 5000 - 5000). Both designs used SiO2 layers with a refractive index of 1.46, SiN
layers with an index of 2.05, and water cores (n = 1.33). Both designs also called for solid-core
waveguides formed by etching a 1 µm-deep ridge.
The solid waveguide loss for both platforms was determined using the standard cutback
method. This method yielded αs = 0.79 cm−1 for regular ARROWs and αs = 0.67 cm−1 for
SOC ARROWs. Measured data for the SOC version are shown in Figure 6.12(a). For the hollow
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waveguide loss measurement, we used the method of optically induced particle transport [102],
using 1 µm-diameter polystyrene spheres (n=1.59, Duke Scientific) in water-filled hollow-core
waveguides (see Chapter 4). The hollow-core loss was as low as αh = 0.59 cm−1 for regular
ARROWs and αh = 3.4 cm−1 for SOC ARROWs. Figure 6.12(b) shows the data for the SOC
ARROW loss measurements (note only 31 out of 1795 points shown for clarity).
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Figure 6.12: Measured SOC ARROW waveguide losses: (a) solid-core and (b) liquid-core.

The predicted theoretical minimum losses for these structures were αh = 0.49 cm−1 for
standard ARROWs and αh = 2.47 cm−1 for SOC ARROWs [15]. The discrepancy between these
predictions and the measured losses can be attributed to several sources. First, although ARROWs
have a broad transmission spectrum, these ARROW designs have higher loss at 532 nm than at the
design wavelength of 633 nm. The 532 nm light was used for testing because the non-destructive
characterization method of optically induced particle transport requires a high power laser, and
the only suitable laser available was at 532 nm. Second, the inherent roughness and voids in the
PECVD films increase the losses due to scattering with both structures. Third, the films do not
deposit uniformly, creating crevices at the corners, and the nonideal geometry has higher loss.
Finally, for the SOC ARROW, since the pedestals are wider than the cores to allow for alignment,
shoulders are created in the top SiO2 which cause light to be coupled into the cladding and increase
the loss. Simulations have shown that these shoulders are the main contributors to the high SOC
ARROW loss.
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Figure 6.13 shows images of a completed SOC platform showing the interfaces between
solid and hollow waveguides both at the ends of the hollow channels and at the intersecting solid
waveguides. One difficulty with the fabrication of actual platforms is the alignment of the ridge
waveguide mask to the hollow waveguide. Because of the height of the pedestal and the core,
the ridge etch mask must be at least 12 µm thick to ensure for complete coverage and protection
of the hollow waveguide. The thickness of the SU-8 film used for this etch mask can cause a
great deal of separation between the wafer and the photomask, making accurate alignment very
difficult. Typically, the alignment tolerance for ridge waveguides is within 1 µm. With SOC
platforms and other designs using pedestals, often misalignments up to 2 µm can occur, as shown
in Figure 6.13(b). Any misalignment decreases the solid-hollow interface coupling.

(a)

(b)
Intersecting Ridge
Waveguide

Hollow Waveguide
Ridge Waveguide

20 µm

20 µm

Hollow Waveguide

Figure 6.13: SEM images of a completed SOC platform showing: (a) Lateral interface between solid
and hollow waveguides. (b) Perpendicular interface between solid and hollow waveguides.

The average solid-hollow waveguide interface coupling, κi , was determined after measuring the total edge-to-edge throughput, T , for the samples. By deducting the coupling loss and the
solid and hollow waveguide loss contributions from the total throughput, we were able to ascertain
the average interface transmission efficiency using (4.1). κi1 accounts for the interface transmission
at the transition from solid to liquid-cores, and κi2 accounts for the transition from the liquid-core
back to the solid-core waveguide. These two transitions can have different interface transmission
efficiencies, but only an average of the two interface coupling values was calculated here. For
regular ARROWs, the interface transmission efficiency was 35 ± 9%, while for SOC ARROWs, it
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was 79 ± 19%. Therefore, with the SOC ARROWs, the hollow waveguide insertion loss has been
improved by a factor of about 2.26.
6.4

Applications
Based on the data reported, we see that SOC ARROWs have greater hollow waveguide

losses but higher solid-hollow waveguide interface transmission efficiencies than the standard ARROW design. Figure 6.14 compares the throughput for ARROW platforms for the two designs,
including liquid-core waveguide loss at 532 nm and interface transmission efficiencies and assuming κe1 × κe2 = 0.55, αs = 0.67 cm−1 , and ls = 4 mm for both designs.
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Figure 6.14: Chip optical throughput versus liquid-core waveguide length for platforms based on standard ARROWs and SOC ARROWs.

As shown in Figure 6.14, the total optical power transmitted through a SOC ARROW
platform is higher than for standard ARROWs for short hollow waveguide lengths. For these
lengths, the limiting factor in the total throughput is the interface coupling. For hollow waveguides
longer than a critical length, the hollow waveguide propagation loss is the dominant factor, and the
throughput is higher for standard ARROWs. For otherwise identical samples, Equation (4.1) can
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be used to define a crossover length, lc , where the loss for SOC ARROWs becomes greater than
for regular ARROWs. The value of lc is given by

lc =

2
2 )
ln(κi,SOC
/ κi,std

αLC,SOC − αLC,std

,

(6.1)

where κi(SOC,std) and αLC(SOC,std) are the interface coupling efficiency and liquid-core waveguide
loss for the SOC ARROW and the standard ARROW, respectively. Below this crossover length
(here 5.8 mm), the SOC ARROW platforms have higher transmittance than platforms built with
standard ARROWs. For the current integrated ARROW platforms using a hollow-core waveguide
length of 4 mm, we have demonstrated a current system throughput improvement of 1.7 times with
the use of a liquid-core SOC ARROW at 532 nm.
6.4.1

Fluidically-Tunable Optical Filter
The platform interfaces with SOC ARROWs are much less dependent on wavelength than

standard ARROWs, where multiple thin layers naturally induce a wavelength dependence. Because
of this, the SOC platform has shown potential for use as a fluidically-tunable optical filter [108].
For this experiment, white light was coupled into a SOC platform and transmitted through the 4
mm-long active region of the hollow waveguide. By changing the fluid in the hollow core from
water (n=1.33) to ethylene glycol (n=1.43), an extinction of about 25 dB was obtained over a tuning
range of 60 nm, as shown in Figure 6.15. Clearly visible in Figure 6.15 are the spectral dips from
the solid-core and liquid-core waveguide contributions. Even greater extinction and range may be
possible with different fluid combinations.
The lack of highly-photoluminescent SiN layers above the core has also resulted in greatly
reduced fluorescence background for SOC ARROW platforms, making them highly attractive
for use in sensitive fluorescence sensing applications, including FRET [109]. The higher optical throughput of the liquid-core SOC ARROW platform has also made it attractive for optical
trapping and virus detection applications.
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Figure 6.15: Spectra for a SOC-ARROW based fluidically-tunable optical filter for waveguides filled
with ethylene glycol (glycol) and water.

6.4.2

Optical Trapping
Using light to manipulate small particles was first demonstrated by Ashkin in 1970 [104].

Since then, optical micromanipulation has become popular for a variety of applications, especially
with biological samples, where the soft materials and microscopic dimensions make traditional
micromanipulation difficult. The use of optical forces for bioparticle manipulation using optical
traps and tweezers has spawned an entire field of research [105, 110]. The high optical throughput
of the SOC ARROW platforms makes them attractive for optical trapping experiments, and they
were used for some early demonstrative experiments using trapping of 1 µm-diameter polystyrene
spheres. The experimental setup for these experiments is shown in Figure 6.16.
Optical traps have been demonstrated previously using optofluidics, where the trap was
implemented using the traditional dual beam trap with beams that are injected perpendicularly into
an optofluidic channel [111]. Traditional dual beam trapping relies upon the divergence of counterpropagating beams to create a potential energy well in a localized region, and particles passing
through the region are trapped in the well. Using integrated ARROW platforms, the trapping
beams are positioned inside the optofluidic channel, and trapping occurs within and along the
waveguide. The propagation loss of the waveguide defines a trap where the axial forces from
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Figure 6.16: Experimental setup for optical trapping using a SOC ARROW platform.

the counter-propagating beams equalize, as shown in Figure 6.17(a,b). For guided beams in a
waveguide, two forces contribute to the particle motion for each beam. The scattering force pushes
on the particle along the axis of the beam and the waveguide, and the gradient force pushes the
particle towards the highest intensity of the beam. Since our ARROWs are designed to be quasisingle mode waveguides, the high intensity portion of the beam is in the center of the waveguide,
and trapped particles are held away from the walls. Figure 6.17 also shows microscope images of
an ARROW waveguide with polystyrene microspheres before (c) and after (d) the trapping beams
are turned on.
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Figure 6.17: Loss-based trapping in an ARROW waveguide: (a) Diagram of loss-based trap. (b)
Diagram of forces and potential energy well in a loss-based ARROW waveguide trap. Microscope
images of particles in a liquid-filled ARROW waveguide: (c) before and (d) after illumination with dual
trapping beams.
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The loss-based trap, such as that created by the axial beams in the ARROW waveguides, has
several unique properties for on-chip particle manipulation. The first unique property is the ability
to move the trapping center along the entire length of the optical waveguide. This is accomplished
by varying the ratio of input power for the counter-propagating trapping beams. The trapping
location, zt is given by

zt

1
=
log
2α

Pr0
Pl0

!
,

(6.2)

where α is the propagation loss of the waveguide and Pr0 and Pl0 are the input powers for the
trapping beams from the right and the left, respectively. The loss-based ARROW chips have also
been shown to function as particle concentrators, resulting in particle concentration by up to two
orders of magnitude [20]. Particle concentration in this manner is particularly attractive to fluorescence studies of bioparticles, where the concentration results in a much stronger fluorescence
signal. This particle concentration occurs naturally as multiple particles enter the active portion of
the waveguide and are swept into the optical trap well by the beams, as seen in Figure 6.17(d).
For trapping of single particles, once a particle is trapped using the loss-based trap, the
trap confinement can be tightened by adding another set of trapping beams with the perpendicular
waveguides. In order to do this, the particle must first be moved to the intersection volume. The
transverse beams by themselves create a traditional, divergence-based optical trap. Once the light
from the intersecting waveguides enters the hollow waveguide, the beams are no longer confined
by the solid-core ridges, and the beams diverge. This beam divergence causes the formation of a
second optical trap in the intersecting volume. When combined with the forces from the loss-based
trap, the combined trap can decrease transverse particle movement from about a 1x5 µm region to
a region only 1x1 µm. Figure 6.18 shows the measured particle trajectories inside the optical trap
for cases where there is only the loss-based trapping (a) and where additional transverse trapping
beams are added (b).
Since our first demonstrations of optical trapping using ARROW waveguide platforms using these microbeads, we have also successfully demonstrated trapping of individual E. coli bacterium using similar techniques [19]. Due to the low index contrast between the water and the
bacterium, it is difficult to move individual bacterium using the trapping beams without drastically
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Figure 6.18: Particle trajectories inside ARROW optical traps: (a) Only loss-based trapping occurs. (b)
Both loss-based and divergence-based trapping from the addition of perpendicular trapping beams.

increasing the beam power. A technique that is frequently used in biophysical trapping is to attach
higher-contrast microbeads to bioparticles, and the microbeads can then function as optical handles
for the bioparticle manipulation [105, 112]. In our experiments, polystyrene beads were attached
to E. coli, and the combined pairs were trapped successfully in the loss-based optical trap of the
ARROW waveguide. Another capability of the integrated ARROW sensing platforms is the ability
to have simultaneous optical trapping and fluorescence detection [19, 21]. For these experiments,
the E. coli were stained with the dye Acridine Orange and positioned inside the platform excitation volume with the trapping beams. Fluorescence from a single bacterium was excited with an
Ar-ion laser at 488 nm through the intersecting solid-core waveguide, and the fluorescence signal
was collected on the edge of the chip, as shown in Figure 6.16. These experiments have demonstrated the capability of integrated ARROW waveguides to perform all-optical manipulation that
is biocompatible and allows for particle control and analysis.
6.4.3

Virus Detection
Another application that has taken advantage of the high optical throughput of SOC AR-

ROW platforms is fluorescence detection of viruses. Fluorescence correlation spectroscopy (FCS)
was used for the study, since it allows for the extraction of a wide range of particle characteristics by analyzing the fluctuations of the emitted fluorescence signal [113]. FCS is particularly
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well-suited for ultra-low concentrations of particles and has been previously used to detect and
analyze viruses on non-integrated platforms [114, 115]. An advantage of virus detection using
SOC ARROW optofluidic platforms is that there is no need to immobilize the sample. In order
to demonstrate the sensitivity of ARROW platforms, the bacteriophage Qβ was chosen. Bacteriophages, like Qβ , are a type of virus that infect bacteria. This particular virus is among the smallest
known, with a capsid diameter of only about 26 nm [116].

Figure 6.19: Experimental setup for sensitive virus detection using a SOC ARROW platform.

Figure 6.19 shows the experimental setup for virus detection using a SOC ARROW platform and . First, the Qβ phages were labeled with Alexa Fluor 647 fluorescent dye. The hollowcore waveguide was filled with a clean buffer solution (bicarbonate buffer, pH 8.5) and 0.1% Triton
X-100 to reduce particle binding on the waveguide walls. Excitation was provided by a 1 mW
HeNe laser beam which was coupled into the solid-core waveguide on the sensor chip. The intersection of the solid and hollow waveguides defines the excitation volume of about 100 fL. The
labeled viruses were inserted into one of the fluid reservoirs, and electrodes were used to apply
a DC bias between the reservoirs. The bias induced electroosmotic fluid flow, which carried the
viruses through the hollow waveguide [3]. As labeled viruses passed through the excitation volume, fluorescence was induced, and the emitted signal was carried to the edge of the chip by the
hollow and solid-core waveguides. After filtering the signal, it was passed into a single photon
avalanche detector (SPAD), and the signal was analyzed using a computer.
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A model for ARROW FCS was developed by our group to take into account all of the
parameters influencing excitation-detection volume and molecular properties including diffusion
coefficient, flow velocity, and local concentration [16, 117]. Following the experimental procedure
with Qβ phage, the fluorescent background (not shown) and the phage fluorescent signals (Figure 6.20) were obtained. The signal was autocorrelated using custom written software and fitted to
the ARROW FCS model. Through the FCS analysis, the diffusion coefficient (15.90±1.50 µm2 /s),
flow velocities (60-300 µm/s), and concentration (3.5 pM) of the Qβ viruses were extracted and
demonstrated the possibility of distinguishing single phages from their structural parts and agglomerates [3]. These results demonstrate the excellent sensitivity of our devices down to the level of a
single virus passing through the 100 fL detection volume.

3

Photon Counts (norm. u.)

Level 0

2

Level 1

1

Original

0
0

50

100

150

200

250

300

Time (s)

Figure 6.20: Fluorescence correlation spectroscopy of Qβ bacteriophage. Bottom: original phage
signal; center: high intensity signal, top: low intensity signal. (Traces are offset for clarity.) [3]
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Chapter 7
Self-Aligned Pedestal ARROWs
As discussed in Chapter 2, the ideal structure for low-loss ARROW waveguides is to have
the hollow waveguide on the top of a self-aligned pedestal (SAP). To compare the losses between
this structure, the standard ARROW design, and the ARROWs on pre-etched pedestals, simulations were run using FIMMWAVE and optimized layer designs for water and air-filled cores.
Simulations show that losses with water-filled cores at 690 nm and with air-filled cores at 785 nm
could be several times better than simulated losses for the pre-etched pedestal structure. These
simulated losses for the SAP structure are also roughly an order of magnitude lower than the best
achieved results with actual devices. Unlike the first-generation pedestal ARROWs and the SOC
ARROWs discussed previously, SAP ARROWs surround the hollow core with uniform layers and
avoid the shoulders formed by the wider pedestals with the previous structures. A similar selfaligned structure has been developed by others, where anisotropic plasma etching was used to
create self-aligned ARROW waveguides with solid-cores [118].

(a)

(b)

(c)

Figure 7.1: Three generations of ARROW structures and simulated losses for water-filled cores (690
nm): (a) 0.91 cm−1 , (b) 0.20 cm−1 , (c) 0.03 cm−1 and air-filled cores (785 nm): (a) 7.23 cm−1 , (b) 1.09
cm−1 , (c) 0.36 cm−1 .
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In order to create SAP ARROWs, a process is needed that uses etching to form the selfaligned pedestal, and such a process is depicted in Figure 7.2. For a self-aligned pedestal, the
pedestal would be etched after the sacrificial core is defined, and the SU-8 sacrificial core would
function as the etch mask for the pedestal. The total pedestal height must be greater than the total
thickness of the top ARROW cladding layers so that the hollow waveguide retains the horizontal air
terminal layer. Therefore, to form the pedestal, the etching would need to remove approximately
1-1.5 µm of SiN and SiO2 bottom PECVD layers and 4-5 µm of the silicon substrate. Isotropic
etching cannot be used for this process because most chemistries that etch silicon would also etch
the bottom PECVD SiO2 and SiN layers, undercutting the SU-8 core and increasing the loss of the
waveguides. This precludes the use of most wet-etch chemistries. After the pedestal etching, the
structure would be coated with the top PECVD cladding layers. Finally, the sacrificial core would
be exposed and removed, as usual.

Bottom
ARROW Layers

SU-8 Sacrificial
Core

(a)

Self-Aligned
Pedestal

(c)

(b)
Hollow
Waveguide

Top ARROW
Layers

(d)

(e)

Figure 7.2: Fabrication of self-aligned pedestal ARROWs: (a) Bottom ARROW layers deposited on
silicon substrate. (b) SU-8 sacrificial core deposited. (c) Self-aligned pedestal etched. (d) Top ARROW
layers deposited. (e) Sacrificial core removed.
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7.1

SAP Etching
To create SAP ARROWs, an etch process needs to be developed that is selective to the SU-

8 core and allows for 5-6 µm-tall pedestals to be etched anisotropically. Typical ARROW device
designs for this SAP structure use 6 bottom cladding layers with individual layer thicknesses of
around 100 nm and 300 nm for SiN and SiO2 layers, respectively. The simplest approach to etching
through the SiN and SiO2 bottom cladding layers is to use a single etch step to etch through the
1-1.5 µm-thick stack of PECVD layers. Fluorine-based etch chemistries are usually used for SiO2
and SiN etching, and two common source gases are CF4 and CHF3 [119]. Both of theses gases
were investigated in the development of SAPs using the Trion ICP/RIE, which allows for highdensity plasma etching at low pressures with separate control over the plasma density, using the
ICP RF source, and the ion energy, using the RIE RF source. Fluorine etching of SiO2 is usually
isotropic without ion bombardment, so a recipe must be created with sufficient ion bombardment
and/or sidewall protection to produce anisotropic etching.
7.1.1

Etching Through PECVD ARROW Layers
Etch recipes using only CF4 tended to have low selectivity to the SU-8 sacrificial core,

resulting in a very rough core surface after etching. CF4 -based recipes etch the SiO2 and SiN
PECVD layers well, and such a recipe is used for core expose etching with ARROW sensors,
as discussed in Chapter 3. However, CF4 -based plasmas etch silicon much more quickly that
SiO2 , so etching of the silicon substrate will proceed quickly after the SiO2 and SiN layers are
etched through. Etch rate variation during the SiO2 /SiN etching can cause a great deal of pedestal
height variation as the fast-etching silicon is exposed. For uniformity of the etch pedestal height,
it is desirable to have an etch process that etches through the SiO2 and SiN cladding layers and
stops after the silicon is exposed. The selectivity between the SiO2 /SiN layers and the silicon
substrate can be improved by using fluorine-deficient plasmas, such as those produced using CHF3
or additions of hydrogen to the CF4 [120, 121]. The hydrogen addition increases the formation of
fluorocarbon inhibitor films, which build up on exposed silicon. However, the fluorocarbon film
precursors, such as CF2 , react with the oxygen from the SiO2 films and do not build up significantly
on the SiO2 films [122]. For SAP etching, this fluorocarbon film also builds up on the SU-8 core
surface, which increases the etch selectivity over the SU-8.
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Etch recipes using CHF3 and CF4 /H2 were explored for SAP pedestal etching. However,
the Trion ICP/RIE is not normally plumbed with hydrogen, and the results achieved with the CHF3
were comparable to those using the CF4 /H2 mixtures. For these reasons, CHF3 -based etching was
chosen for the SAP etching process. The addition of O2 to the CHF3 increases the amount of
reactive fluorine in the plasma and increases the etch rate on both the SiN and SiO2 films and the
silicon substrate [123]. However, adding too much O2 to the gas mixture resulted in decreased
selectivity over the SU-8 core, as well as an increased silicon etch rate. A compromise must be
made between etch selectivity and the etch rate by choosing the optimal amount of O2 additive.
An optimized process was eventually developed using gas flows of 125 sccm of CHF3 and 9 sccm
of O2 , with the complete recipe shown in Table 7.1. This etching recipe typically produces etch
selectivity of about 1:1 between the SU-8 core and the combined SiO2 /SiN layers. This very
moderate degree of etch selectivity was found to be sufficient for the SAP process and produced
fairly smooth SU-8 core surfaces after etching. Figure 7.3(a) shows an example etch profile that
was created using this recipe for SiO2 and SiN etching with an SU-8 etch mask.

(b)

(a)

SU-8
SU-8

Si Pedestal
SiO2 and
SiN Layers

5 µm

Si

2 µm

Figure 7.3: Etch profiles for SAP ARROW fabrication with SU-8 etch masks: (a) SiO2 and SiN
PECVD layer etching. (b) Bosch process Si pedestal etching.

7.1.2

Etching the Silicon Substrate
For deep anisotropic etching of silicon, the Bosch process is commonly used for many

applications in microelectronics, MEMS, and photonics [124, 125]. Originally developed in 1994
and patented by Robert Bosch, the Bosch process involves alternating passivation and etch steps
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[126] and allows for high aspect-ratio etching with a great deal of control over the etch profile.
During the passivation step, a fluorocarbon polymer inhibitor film is deposited isotropically on the
substrate, usually using C4 F8 as the source gas. The etch step employs the ion-enhanced energetic
etch mechanism, often using SF6 and O2 . The ion bombardment and the O2 help remove the
inhibitor film from the horizontal surfaces and allow for the fluorine neutrals from the SF6 to etch
the silicon nearly isotropically. Although the etch step can be an isotropic process, by keeping the
etch times short, the overall etch profile can be very anisotropic, with scalloped edges from the
isotropic etching. Because only a small amount of silicon is usually etched for each etch cycle,
many cycles of deposition and etching are required for deep etching. By carefully adjusting the
step times for deposition and etching, both the overall etch profile and the sidewall smoothness can
be controlled.
The etch process developed for SAP silicon pedestal etching uses the same principles as the
Bosch process. Although the STS ICP/RIE is specifically designed for Bosch etching, the Trion
ICP/RIE was used for all of the SAP pedestal etching recipes. Since this tool is not specifically
built for Bosch process etching, a new silicon Bosch process had to be developed. First, instead of
the very expensive C4 F8 , the lower-cost gas CHF3 was used for polymer formation. Also, since
the Trion ICP/RIE is not equipped with fast-response components or a high pumping-speed turbo
pump, the time between etching and deposition cycles had to be increased.
A recipe for etching silicon pedestals for SAP ARROWs was developed using the passivation and etch recipes shown in Table 7.1. Although the CHF3 contains fluorine, which is the
reactive species that etches the silicon, the high process pressure and lack of ion bombardment
during the deposition step causes polymerization to be favored over etching [94]. During the etching step, ion bombardment is used to clear the inhibitor film from the horizontal surfaces, while the
addition of CHF3 to the process improves the selectivity over the SU-8 core. For each cycle of one
20 second passivation and one 11 second etching step, about 200 nm of silicon is removed. For
SAP etching, about 20-25 cycles are used to etch a 4-5 µm-tall silicon pedestals, with an example
silicon pedestal shown in Figure 7.3(b).
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Table 7.1: Plasma etching recipes for SAP ARROWs using the Trion ICP/RIE.

7.2

Recipe

ICP
(W)

RIE
(W)

Pressure
(mTorr)

SiO2 and SiN
Si Passivation - 20 s steps
Si Etch - 11 s steps
Isotropic Si Etch

350
550
550
0

70
0
60
200

18
120
35
150

Flow (sccm)
CHF3 O2 SF6
125
75
30
0

9
0
0
0

0
0
20
52

Rate
(nm/s)
2.9
18.0
13.5

Etch Residue
One problem commonly encountered with plasma etching processes employing inhibitor

films is the formation of post-etch residue, which is the inhibitor film that is left on the substrate
after etching. In most cases, including for SAP ARROW fabrication, this residue must be removed
prior to subsequent processing to avoid defects and possible device failure. The etches developed
for SiO2 /SiN and Si etching employ CHF3 for the sidewall passivation. The sidewall passivation
process deposits a fluorocarbon polymer inhibitor film on the surface of the wafer which is Teflonlike and very chemically stable. Ion bombardment keeps horizontal surfaces clear of this film, but
it accumulates on vertical surfaces with both etch recipes, as shown in Figure 7.4.

(a)

(b)

2 µm

Etch Residue

Etch Residue

SU-8 core

SU-8 core
5 µm

Figure 7.4: Post-etch residue accumulation after SAP ARROW: (a) SiO2 /SiN etching and (b) silicon
etching.

The addition of oxygen to the plasma can reduce the inhibitor film accumulation [127],
but excessive oxygen also causes significant etching and pitting of the SU-8 core. By adjusting
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the process recipes, the etch residue accumulation can be reduced, but it cannot completely be
eliminated, since it is the mechanism that produces the vertical etch profiles in these recipes.
7.2.1

Etch Residue Removal
Due to the inert nature of this Teflon-like fluorocarbon residue, it is very difficult to remove.

Films more than about 200 nm thick can fall off with moderate agitation, including rinsing with
water and being blown off with nitrogen. Since high aspect-ratio plasma etching is widely used in
the microelectronics industry today, the removal of similar fluorocarbon films has been studied extensively. A wide variety of methods have been successfully employed to remove the etch residue
after etching is complete.
A very common method of removing the fluorocarbon film residue is to use an isotropic
plasma etching process with O2 , H2 , or H2 /N2 mixtures [128]. These methods actually chemically etch away the residue, usually with minimal damage to the substrate. However, in SAP
ARROW fabrication, these plasma treatment processes are unacceptable because they would also
result in excessive etching of the SU-8 core. Other etch residue removal processes rely upon the
dissolution or swelling of the residue for removal. Some of these approaches include: hydroxylamine [129], super-critical CO2 (SCCO2 ) [130], radical anions [128], and mixtures containing
ammonium hydroxide (NH4 OH) or tetramethylammonium hydroxide (TMAH) and hydrogen peroxide (H2 O2 ) [131].
Each of these approaches would likely be suitable for SAP ARROW fabrication, but several
of these methods have drawbacks. Hydroxylamine is frequently used in industry, but it is not
readily available in BYU’s IML. SCCO2 requires expensive equipment that can cycle through the
high pressures needed to achieve super-critical CO2 . Removing etch residue with SCCO2 also
usually requires the addition of a co-solvent to the CO2 . Radical anions are a promising method of
etch residue removal, particularly in microelectronics applications where cleaning methods must
not poison or etch the new high-k dielectric layers that are now being used [128]. Unfortunately, it
is difficult to generate the radical anions, so this approach was not investigated further.
Due to the availability of materials, mixtures containing NH4 OH or TMAH and H2 O2 were
investigated for the removal of fluorocarbon etch residue. A 1:1:10 mixture of NH4 OH:H2 O2 :H2 O
mixture is commonly used in semiconductor manufacturing and is commonly referred to as stan127

dard clean 1 (SC-1) and is part of the common RCA cleaning process. Normally, SC-1 is heated
to 90◦ C and used to remove trace organic contaminants on the wafer surface between processing
steps. SC-1 was investigated for removing the etch residue, and as reported by others [131], it is
effective at removing the fluorocarbon etch residue that accumulates during SAP etching. Unfortunately, cleaning with SC-1 tends to weaken the bonds between the SU-8 and silicon, SiO2 , or SiN
surfaces, resulting in cores falling off the pedestals during cleaning or subsequent rinsing steps.
Experiments showed that, for SC-1 cleaning times of more than 10 minutes at 40◦ C, many of the
SU-8 cores fell off of the pedestals.
Mixtures containing TMAH proved to be less aggressive than SC-1 for cleaning purposes,
but also preserved the SAP structure better than the SC-1. While excessive cleaning times with
this solution also caused delamination of the SU-8 cores from the pedestals, the cleaning time
to adhesion failure was longer than with the SC-1 cleanings. With both cleaning methods, the
delamination was first observed with the narrowest SU-8 cores.
The final cleaning procedure is based on TMAH, H2 O2 , and H2 O. The photoresist remover
RS-6 (Cyantek Corp., Fremont, CA) is used as the source of TMAH (approximately 8% by volume
in water). H2 O2 and RS-6 are mixed 1:10 by volume for the cleaning solution, which I will refer
to as TC-1. Each wafer is placed in this TC-1 solution at 40◦ C for 10 minutes to remove the etch
residue after the SiO2 /SiN etch and again after the silicon etching is completed. After each cleaning
step, the wafer is soaked in water for 5 minutes to thoroughly clean off the TC-1. Figure 7.5 shows
an SEM image of a SAP device that underwent these cleaning processes after each of the two
etching steps.
7.3

Etch Grass
Another problem commonly encountered with anisotropic plasma etching, especially deep

etching, is the formation of etch grass [124]. This occurs when small imperfections or contaminants on or in the material being etched are slightly more resistant to the etching. These defects can
function as very small etch masks, known as micromasks, protecting the underlying material from
the etching. As the etching proceeds, these micromasks and the protected regions underneath them
turn into filaments or very small pillars on the etched surface, dramatically increasing the surface
roughness of the etched material. In most cases, this increased roughness is undesirable, but there
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Figure 7.5: SAP ARROW after plasma etching and fluorocarbon etch residue removal using TC-1.

are some applications that make use of the etch-induced roughening to decrease reflections from a
surface [132] or increase attachment for biological samples [133].
Often, the source of these micromasks is redeposition of etched material or even material
sputtered off of the etch mask [125]. When grass formation is undesired, process recipes are
typically adjusted to eliminate or reduce it. While process adjustment was employed to reduce the
grass, it can be especially severe with the SAP ARROW etching process because of the multiple
PECVD layers on top of the substrate. These PECVD layers contain many defects that can function
as micromasks, leading to very dense grass formation. Figure 7.6 shows SEM images of etch grass
observed after the SAP etching through PECVD layers on silicon.
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SiO2 and SiN Layers

(b)

Contamination

Si
Si
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Figure 7.6: SEM images of etch grass created during SAP ARROW etching.
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The formation of the grass would not normally be a problem with SAP ARROW etching,
as most of the grass is formed in the field of the wafer, far from the waveguide pedestal. However,
the upper PECVD cladding layers that are subsequently deposited also coat this etch grass, greatly
magnifying its size. Most of the grass would not adversely effect the loss or mechanical stability
of the hollow waveguides, but potential problems could arise from grass that forms very near the
pedestal base of the waveguide. After deposition of the top PECVD films, any grass within a few
microns of the pedestal will cause the formation of structures that will grow into the pedestal,
thus introducing aberrations in the self-aligned pedestal structure and having the potential to affect
waveguide structure and loss.
7.3.1

Etch Grass Removal
After recipe adjustments failed to eliminate the grass formation with the SAP ARROWs, it

was determined that it might be easier to remove the grass after etching was completed. The small
size of the micromasks and the depth of etching combine to create grass filaments with typical
widths of 200-400 nm and heights of 4-5 µm. This high aspect ratio causes the grass to be very
fragile, and it can sometimes be removed by washing, rubbing, or ultrasonic agitation. In some
cases, washing the wafer with DI water proved to be sufficient to physically break off most of
the etch grass. Rubbing the wafer surface gently with a swab under DI water was more effective
in removing the grass. However, with both of these approaches, the grass very near the pedestal
was shielded from the cleaning methods by the pedestal and remained mostly intact. Another
complication of the physical rubbing technique is the potential to damage the SU-8 cores or knock
them off of the pedestals.
Ultrasonic agitation of the wafer under water was very effective at removing the etch grass.
With this agitation, the grass vibrates to the point that it breaks off. After the agitation, the wafer
is thoroughly rinsed with DI water and the broken grass washed away. Figure 7.7 shows a SAP
structure before and after etch grass removal by ultrasonic agitation. Although this ultrasonic agitation was effective at removing the etch grass, agitation times in excess of 20 minutes were often
required. This excessive agitation not only removed the etch grass, but often cause delamination
of the SU-8 core layer from the pedestal, ruining the devices. A device where the SU-8 sacrificial
core delaminated from the pedestal due to excessive sonication is shown in Figure 7.7(c). It was
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determined that ultrasonic agitation for longer than about 10 minutes was enough to cause this core
delamination with a portion of the devices on each wafer.

(a)

(b)
SU-8 core
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SiO2 coating
SU-8 core

SAP
10 µm

Figure 7.7: Etch grass created by SAP etching: (a) before and (b) after grass removal by ultrasonic
agitation. (c) A SAP device where the sacrificial core delaminated from the pedestal after excessive
ultrasonic agitation. (Sample shown after SiO2 deposition to show that delamination occurred before
coating and not from cleaving.)

A more suitable grass removal method for SAP fabrication is the use of an additional
isotropic etch step. After the pedestal has been etched, an isotropic silicon plasma etch process
is performed for 60 seconds (see Table 7.1). This isotropic etching attacks the silicon base of the
etch grass and undercuts it to the point where the grass collapses. The grass is later washed away
with a DI water rinse. This etching also etches the silicon base of the SAP pedestal, but less than
1 µm of the base is etched from each side. While excessive etching with this step would eventually cause the pedestal to fall off as well, the short etching that is conducted only results is a
very slightly narrowed pedestal base and has no detrimental effects on the structure of the SAP.
Figure 7.8 shows SEM images of the SAP ARROW structure before and after the etch grass has
been removed by this isotropic plasma etching and water rinsing.
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Figure 7.8: SEM image of SAP structure: (a) after etching showing severe etch grass. (b) after grass
removal by isotropic etching.

7.4

First Generation SAP ARROWs
Fabrication of actual SAP ARROW waveguides was performed using the basic process

flow depicted in Figure 7.2 and the previously described processing steps. After the deposition
of the bottom antiresonant PECVD layers, the SU-8 sacrificial core was deposited and defined.
Because the pedestal etching process also etches about 2 µm of the SU-8 core, it is necessary to
compensate for the amount of SU-8 that will be etched by depositing a SU-8 core that is 2 µm
thicker than the target value. Next, the pedestal is etched, using the recipes described above. First,
the PECVD SiO2 and SiN layers are etched in one step. Then, the wafer is cleaned using the TC-1
process to remove the fluorocarbon etch residue. After this, the silicon portion of the pedestal
is etched, using the Bosch silicon process, followed by the isotropic silicon etch to remove the
etch grass. Next, the wafer is again cleaned with TC-1 to remove the etch residue, completing the
self-aligned pedestal structure. To complete the waveguides, the top PECVD cladding layers are
deposited, and the sacrificial core is exposed by cleaving and removed with piranha.
Figure 7.9 shows an SEM image of a completed first-generation SAP ARROW. As shown
in the image, the self-aligned pedestal is the same width as the waveguide core, and no shoulders
exist in the cladding layers on the sides of the core. The pedestal shown here is much higher than
required for the air-terminated structure desired but demonstrates that the pedestal height does not
affect the SAP structure. Also visible in the lower part of the image with close examination is the
scalloping of the silicon pedestal sidewalls that is characteristic of Bosch process etching. This
structure is much stronger mechanically than the previous ARROWs on pre-etched pedestals, and
this lead to fabrication yields of more than 80% for waveguides 1.5 cm long. As expected, yields
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5 µm

Figure 7.9: SEM image of a first-generation SAP ARROW (Light gray: SiO2 , dark gray: SiN). Inset:
CCD image of a guided mode profile.

were much higher than previous structures because the corner seams that are the weakest point in
the structure are lowered below the hollow core.
An additional benefit of the SAP structure is that high-quality facets are created much
more easily by cleaving. Because the weak corner seams are lowered to the bottom of the pedestal,
cleaving occurs more evenly through the structure. This results in smooth facets in the waveguide structure that are even with the edge of the silicon substrate, as shown in Figure 7.10. The
rough part of the facet shown here is actually the SU-8 sacrificial core material, which had not yet
been removed. Because of the improved cleaving, optical coupling at the facets is improved, thus
facilitating optical testing through the cutback method.
In order to determine the optical loss of these SAP ARROW waveguides, straight waveguides up to 2 mm long were created with cores 5 µm high by 9, 12, and 15 µm wide. The dielectric
layers were (starting from the substrate - all values in nm): SiO2 SiN SiO2 SiN SiO2 SiN - core SiN SiO2 SiN SiO2 SiN SiO2 (920 110 184 110 184 110 - 5000 - 77 127 77 127 77 4030). These
waveguides were characterized using the cutback method with light at 785 nm and air-filled cores.
Losses were much higher than expected, with measured losses being 4.69, 4.28, and 3.43 cm−1
for 9, 12, and 15 µm wide waveguides, respectively. While these losses were better than those
achieved with standard ARROWs, they are much higher than predicted by simulations and theory.
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One of the reasons for the higher-than expected loss is that the layer design used was the
same as the design for standard ARROWs on planar substrates. While each layer is designed to
be in the antiresonant window, other considerations with this design caused the layer thicknesses
to be altered from the ideal values. Lower waveguide losses would likely be achieved for a design
tailored specifically for the SAP structure. Another reason for higher loss is the fact that the
antiresonant layers on the sides of the waveguide are thinner than the layers on the top of the
waveguide. While this vertical layer thinning is much less severe than with standard ARROWs, as
with the standard ARROW design, this thickness variation increases the loss.
While this first generation SAP structure is superior to the standard ARROW structure in
both mechanical strength and optical loss, there are still non-idealities with the structure. As visible
in Figure 7.9, both the bottom and top corners of the waveguide core are angled inward with this
design. While this does not necessarily have a detrimental effect on the waveguide loss, the lower
corner pull-in does create additional weakness in the structure and leads to some device failure
during sacrificial etching.
7.5

Second Generation SAP ARROWs
One significant problem that was observed with these first-generation SAP ARROWs was

the roughness of the waveguide sidewalls, with an example sidewall shown in Figure 7.11(a).
While some of this roughness was caused by the inherent roughness of the deposited PECVD

SU-8
Top
PECVD
Layers
Pedestal
10 µm

Silicon

Figure 7.10: SEM image of a cleaved facet on a SAP ARROW showing that the cleaving occurred
smoothly in the pedestal and cladding of the waveguide.
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films, additional roughness was caused by the non-idealities of the waveguide structure. Further
investigation revealed that the inner waveguide sidewalls exhibited much more roughness than
expected (Figure 7.11(b)), and that this roughness came from the processing of the SU-8 core.
Figure 7.11(c) shows an SEM image of the SU-8 sidewalls before coating with the PECVD layers. During film deposition, the conformal films replicated the roughness of the core, and this
contributed to some of the roughness observed on the waveguide sidewalls.

(b)

(a)

1 µm

(c)

1 µm

Extent of
Hollow Core

Pedestal
5 µm

Figure 7.11: SEM images of SAP sidewalls: (a) sidewall on a completed SAP, (b) inner surface of
completed SAP waveguide sidewall, and (c) sidewall of SU-8 sacrificial core before pedestal etching.

The discovery of this SU-8 sidewall roughness lead to the development of an optimized
SU-8 core recipe, which is described in Chapter 3. For the original SU-8 processing that was employed with these first-generation SAP ARROWs, the oxygen descum step immediately followed
development, and hard baking was conducted after this. With the new optimized core recipe, the
order of the hard baking and descum steps are reversed, which produced much smoother surfaces
on the SU-8 sidewalls. Figure 7.12 shows SEM images of SU-8 cores on SAP pedestals with the
original and optimized SU-8 recipes. Clearly visible in the images are the rough, pock-marked
core sidewalls with the original recipe, while the optimized recipe produced smooth core sidewalls
even after the SAP etching was completed. An added benefit of this optimized SU-8 processing
was the elimination of the bottom corner pull-in of the SU-8 core, which was expected to improve
the fabrication yield.
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(a)

(b)
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Figure 7.12: SEM images of SU-8 cores on top of self-aligned pedestals: (a) with the original SU-8
recipe and (b) with the SU-8 recipe optimized for sidewall smoothness.

A completed SAP that was fabricated with this optimized SU-8 processing is shown in the
SEM image in Figure 7.13. This second-generation SAP structure has much smoother sidewalls
than the first generation, and the removal of the bottom corner pull-in creates a more ideal waveguide cross section. As expected, the elimination of this corner pull-in resulted in even higher
fabrication yields, with over 90% of waveguides 1.5-1.8 mm long completely intact.

5 µm

Figure 7.13: Cross-sectional SEM image of a second-generation SAP ARROW with smooth SU-8 core
sidewalls (Light gray: SiO2 , dark gray: SiN).
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In order to characterize the loss of second-generation SAP waveguides, straight waveguides
were once again fabricated and characterized using the standard cutback method at 785 nm. For
these second-generation SAPs, a new design was developed specifically for the SAP structure,
and the dielectric layers were (starting from the substrate - all values in nm): SiO2 SiN SiO2
SiN SiO2 SiN - core - SiN SiO2 SiN SiO2 SiN SiO2 (150 110 165 100 190 90 - 5800 - 61 324
94 284 234 4010). The cores for these waveguides were 5.8 µm high and 9, 12, and 15 µm
wide, with the taller core height used in this case to compare more directly with losses previously
achieved for ARROWs on pre-etched silicon pedestals [60]. As expected, losses for these second
generation SAP ARROWs were lower than the first generation SAPs, and average losses were
determined to be 3.31, 2.19, and 1.54 cm−1 for 9, 12, and 15 µm-wide waveguides, respectively
(Figure 7.14) [14].
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Figure 7.14: (a) Transmitted power versus SAP waveguide length with air-filled cores at 785 nm (symbols: experiment, lines: exponential fits). (b) Experimental hollow waveguide loss with air-filled cores
at 785 nm for different core widths (height = 5.8 µm); circles: ARROWs on pre-etched substrates,
squares: ARROWs on self-aligned pedestals.

This design was compared with the previous best loss values for air-core waveguides, which
were obtained using the pre-etched silicon pedestal structure discussed in Chapter 5. Average loss
values for both structures at 785 nm are compared in Figure 7.14(b), and we see that losses are
greatly reduced for these SAP ARROWs with all three waveguide widths. The losses obtained for
these SAP ARROWs represent the lowest loss yet achieved for air-core ARROW waveguides.
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7.5.1

Second Generation SAP ARROW Sensors
In order to fabricate sensor platforms using the SAP structure for hollow-core waveguides, a

few modifications must be made to the fabrication process. Just as with the fabrication of ARROWs
on pre-etched silicon pedestals, the ridge areas must be protected before pedestal etching so that
the ridge and hollow-core waveguides will be on the same plane, with vertically aligned cores.
While the SU-8 sacrificial core protects the bottom ARROW layers from the plasma etching, a
different mechanism must be used to protect the bottom layers where the solid-core waveguides
will be formed.

SU-8 Core

Bottom PECVD
Layers

Cr Etch Mask

Silicon Substrate

(a)

(b)

Self-Aligned
Pedestal Etched

Top PECVD
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Cr Removed

(d)
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Figure 7.15: Fabrication of SAP ARROW-based sensor platforms: (a) Bottom PECVD layers deposited. (b) Cr etch mask deposited. (c) SU-8 sacrificial core deposited. (d) Self-aligned pedestal
etched. (e) Exposed Cr removed. (f) Top PECVD layers deposited. (g) Ridge waveguides etched. (h)
Sacrificial core material exposed and removed.
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The first method developed and used to protect the solid-core waveguide regions was to
use a metal layer as an etch mask, with the process flow shown in Figure 7.15. After the bottom
antiresonant PECVD layers are deposited, a 100 nm-thick layer of chromium was deposited by
E-beam evaporation. Photoresist was then used to define the solid-core regions of the device,
aligning with the flat of the wafer. The photoresist pattern was then transferred into the chromium
layer using CEP-200 chromium etchant, after which the photoresist was removed using acetone.
Next, the SU-8 core is deposited and processed normally, with the SU-8 overlapping the chromium
pattern to ensure there are no gaps in the etch mask. After this, the complete self-aligned pedestal
etching process is performed, including the etch residue and grass removal steps. Once the pedestal
is completed, the wafer is immersed in chrome etchant for two minutes, which is sufficient to
remove all of the exposed chrome but not the chrome underneath the SU-8 core. Then, the top
antiresonant cladding layers are deposited by PECVD. The ridge waveguides are etched into the
top SiO2 layer, as before, to form the solid-core waveguides for excitation and signal collection.
After this, the bulk of the sensor platform is protected with thick photoresist etch mask, and RIE
etching is used to selectively remove the SiN and SiO2 layers and expose the ends of the sacrificial
cores. Once this is completed, both the etch mask and sacrificial core are removed in piranha.
After the core has been removed, the wafer is once again immersed in chrome etchant for 2 days
to remove the remaining chrome from the inside of the channel. After thorough water rinsing, the
sensor platforms are complete.
The first sensor devices made using this process exhibited some problems, particularly because of the chromium layer that remained under the core after pedestal etching. Although exposed
chromium etches at very slow rate in our piranha mixture (200 nm/week), the chrome remaining
inside the channel was not removed in a reasonable amount of time. Because of this, chrome etch
was used to remove the remaining chrome. However, the chrome etch tends to crystallize inside
the channels, particularly at the corners of the hollow-core waveguides. These crystals proved
very difficult to remove from the channel, even with subsequent piranha etching or water soaking.
These crystals inside the channel drastically increased the interface loss of the platforms through
scattering, negating the expected throughput improvement with the hollow-core loss reduction. An
alternate method of removing the chrome is to completely remove the chrome after pedestal etching and before top layer deposition. However, when the chrome is removed from beneath the ends
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of the sacrificial core, a gap is created where the core overlapped with the chrome. This gap leads
to more channel breakage during sacrificial core removal.
Nickel was also investigated for use as this solid-core waveguide protecting mask. Nickel
has the advantage of etching in piranha very quickly, so no additional steps would be necessary to
remove the nickel underneath the sacrificial core. However, once the nickel is deposited on final
SiN bottom cladding layer, heating to temperatures above 150◦ C causes the formation of a silicide
between the nickel and the SiN. This makes the nickel extremely difficult to remove and alters the
refractive index of the SiN layer. Since the optimized SU-8 core recipe requires heating to 200◦ C
before pedestal etching, nickel was not used for this protecting mask.
Another problem with the first version of SAP sensor platforms was the roughness of the
top of the core after pedestal etching. The roughness on straight waveguides can be greatly reduced
by using a foam swab to rub the tops of the cores under water before each top layer deposition.
Since the swabbing motion is parallel to the sacrificial cores, the cores are not damaged, while
any particles on the top of the SU-8 core are removed. This swabbing process was used on the
second-generation SAP ARROWs with straight hollow-cores, with the measured loss values reported above. However, with the bent sacrificial core geometry used for sensor platforms, this
physical swabbing causes damage to the cores. Because of this, swabbing the cores is not a viable
option for reducing the waveguide top roughness with the sensor platforms.
7.6

SU-8 Surface Protection
One complication encountered with self-aligned pedestal ARROW etching is the damage

that occurs to the SU-8 sacrificial core during plasma etching. Ion bombardment enhances reactive
neutral etching of the SiO2 /SiN cladding layers and the silicon substrate, and these ions are also
incident on the top surface of the SU-8 core. The SU-8 sidewalls are protected from the reactive
neutral etching by the accumulated fluorocarbon film. However, since the ion bombardment also
removes the fluorocarbon inhibitor film from the horizontal surfaces, the top of the SU-8 core is not
protected from this etching. Thus, while the SU-8 sidewalls can survive the self-aligned pedestal
etching virtually unchanged by the plasma etching, the SU-8 top surface can be roughened by the
combined ion bombardment and reactive neutral etching. The self-aligned pedestal etching recipes
can be tuned to create as little roughening of the SU-8 top surface as possible. While most of the
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top surface remains as smooth as before the etching, small spikes are formed on the top surface of
the SU-8, as shown in Figure 7.16.
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Figure 7.16: SEM images of grass on formed on SU-8 core during self-aligned pedestal etching: (a)
Wide view of core and grass, showing faceting from sputtering. (b) Close-up view of grass and faceting
on SU-8.

Typically ranging from 100-200 nm in width and 300-500 nm in height, these spikes are
similar to the etch grass that is formed on the field of the wafer during the self-aligned pedestal
etching. As before, this SU-8 grass is also caused by small defects or contamination on the surface
of the SU-8 that function as micromasks. Since the chemical etching of the SU-8 by the reactive
neutrals in the plasma occurs slowly, the continuing fluorocarbon film deposition causes the grass
on the top of the SU-8 to grow wider as the etching proceeds. Therefore, this SU-8 etch grass
has positive-sloping sidewalls, while the etch grass on the field of the wafer has negative-sloping
sidewalls. Both the density and height of the grass spikes on the top of the SU-8 are also much
lower than with the grass on the etched field of the wafer.
Extensive experiments were run to minimize the roughening of the SU-8 surface and the
formation of this SU-8 grass. As with the formation of the field etch grass, this SU-8 grass can be
affected by many parameters, including the fluorocarbon polymer deposition rate, the etching pressure, the RIE power (corresponding to the incident ion energy), He backflow pressure (the degree
of cooling), the percentage of oxygen in the plasma, and the etch chamber condition. Optical and
electron microscope inspection during these experiments showed that the etch chamber condition
has a dramatic effect on the density and severity of the etch grass formation, both on the SU-8 and
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on the field of the wafer. During processes that use fluorocarbon film-forming chemistries, film
deposition occurs on all surfaces of the etch chamber, as well as on the wafer. While ion bombardment helps to keep the wafer clear of this film, the lack of ion bombardment on the other exposed
surfaces in the chamber leads to significant build up of this film, particularly on the chamber electrodes and the ceramic ICP walls. Oxygen plasma cleaning, which is performed after each etch
step, helps remove a portion of this film accumulation from the chamber walls.
The most effective way to remove this buildup from the inside of the etch chamber is to
open the chamber and manually scrub it using Scotchbrite pads and DI water. After scrubbing,
the chamber must be wiped carefully with cleanroom towels moistened with DI water until clean.
Then, the chamber is wiped with cleanroom towels and IPA to remove some of the water from
the surfaces of the chamber. After this is completed, the chamber is pumped down for at least 2
hours to allow the water and IPA to desorb from the chamber surfaces. After this, 20 minutes of
the oxygen cleaning plasma helps to remove any remaining contamination. To promote etch rate
uniformity from run-to-run, the chamber was then conditioned with a silicon wafer inside using
a 5 minute isotropic silicon etch and a 5 minute SiN/SiO2 etch and then cleaned again for 10
minutes. For the first and second generations of SAP samples, this chamber cleaning was done
before etching each SAP ARROW wafer.
Faceting of the top corners of the SU-8 also occurs during SAP etching, as shown in Figure 7.16. This occurs because the ion bombardment during etching causes physical sputtering of
the SU-8 surface. For polymers such as SU-8 and photoresist, the etch yield tends to be highest at
the corners, leading to corner faceting [94] such as that observed here. Although the optical results
obtained for second-generation SAP ARROWs are very good, the waveguide geometry is not quite
ideal because of the top core surface roughness and faceting which is caused by the plasma etching.
Since the SAP etching process involves both ion-bombardment and reactive neutral species (fluorine) that can attack the SU-8 core, it is impossible to leave the SU-8 surface undamaged without
another protective mechanism. This can be accomplished by depositing another material on top of
the SU-8 to protect the top surface during plasma etching. This protecting layer must be the same
width as the SU-8 core, so a self-aligned process is required.
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7.6.1

SU-8 Sandwich
The first investigated method for SU-8 top surface protection is depicted in Figure 7.17.

After depositing the core SU-8 layer, a liftoff layer of some other transparent material is deposited,
followed by a protective layer of SU-8. This method requires exposing the protective and core
SU-8 layers at the same time, and could result in a self-aligned, protective SU-8 layer on top of
the sacrificial core. After etching the self-aligned pedestal, it should be possible to remove the top
SU-8 by etching away the sandwiched liftoff layer. The biggest difficulty with this approach is
finding a liftoff material that is transparent to UV light, adheres to the SU-8 layer, and will not
crack with the baking required for the top SU-8 layer. Two of the materials investigated for this
transparent layer were Omnicoat (MicroChem) and evaporated aluminum oxide. Omnicoat is a
spin-on, transparent polymer that can function as both an adhesion promoter and a liftoff layer for
resists, including SU-8. Normally, layers around 20 nm thick are used. However, the solvent used
in the Omnicoat dissolves uncrosslinked SU-8 almost instantly, and even excessive soft baking was
ineffective at making the SU-8 resist the application of this Omnicoat liftoff layer.
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Figure 7.17: SAP etching using a double SU-8 layer stack and a liftoff layer: (a) Core SU-8 layer
deposited. (b) Transparent liftoff layer deposited. (c) Etch mask SU-8 layer deposited. (d) SU-8 layers
exposed. (e) SU-8 layers developed. (f) Pedestal Etched. (g) Liftoff layer removed with mask SU-8.

Aluminum oxide was also investigated as a possible liftoff layer for this application. Commonly referred to as alumina, thin layers of aluminum oxide are transparent. After spin-coating
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and soft-baking the core SU-8 layer, 100 nm of alumina was deposited by E-beam evaporation.
The problem with this material is that it cracked severely during the deposition, as shown in Figure 7.18. This cracking likely occurred because the wafer and the SU-8 were heated by incident
molecules during evaporation, and the SU-8 and the alumina have dramatically different coefficients of thermal expansion. As the substrate cooled down after evaporation of the alumina, the
mismatch of thermal expansion coefficients caused the thin alumina layer to crack severely. While
low-temperature methods of deposition, such as sputtering, might have made it possible to use
alumina as a liftoff layer in this application, alumina was not investigated further.
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Figure 7.18: Cracking of evaporated alumina on top of SU-8 layer.

7.6.2

Metal-Coated SU-8 Cores
Another method of protecting the top surface of the SU-8 is to deposit a thin layer of a

very etch-resistant material, such as a metal, only on the top surface of the core. Many metals, are
unreactive with fluorine and can protect the SU-8 from the fluorine-based etching used in the SAP
etching process. Several metals commonly deposited by electron-beam evaporation could be good
candidates for this protective layer on the top of the SU-8 core, including aluminum, chromium,
and nickel. Each was investigated in this application for suitability and to determine if the metal
protected the sacrificial core. Aluminum has the problem of a high sputter yield, which means
that aluminum atoms are easily sputtered off of the surface by ion bombardment and these atoms
redeposit elsewhere on the substrate. This redeposition causes the etched surface to become much
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rougher, and so is undesirable for this application. Chromium and nickel are very resistant to both
ion bombardment and chemical etching in the etch recipes employed.
The first difficulty presented with this method is how to deposit the metal only on the top of
the SU-8. Since the metal layers are not transparent to the UV light used to expose the SU-8, the
core layer of SU-8 must be exposed before the metal is deposited. Because of this, the SU-8 can
be processed as usual until the development step. If the metal is deposited before the development
of the SU-8, the development could remove the metal from the field of the wafer by dissolving the
underlying layer of unexposed SU-8, as depicted in Figure 7.19.

Core SU-8
deposited

SU-8
exposed

PECVD layers

Metal mask
deposited

Si wafer

(a)
Developed
structure

(b)

(c)
Metal layer
removed

Pedestal
Etched

(d)

(e)

(f)

Figure 7.19: Metal liftoff with SU-8: (a) Core SU-8 layer deposited. (b) SU-8 exposed. (c) Metal etch
mask layer deposited. (d) SU-8 developed to liftoff extra metal. (e) Pedestal etched. (f) Metal etch
mask removed.

Using this liftoff method, 60 nm of chromium was deposited by E-beam evaporation on
top of SU-8 that had been exposed and post-exposure baked. However, after the metal deposition,
development of the underlying SU-8 proved to be impossible, even if the metal layer was scratched
to expose the underlying layer. The heating of the SU-8 layer which occurred during the metal
evaporation cross-linked the unexposed SU-8 to the degree that it was impossible to dissolve in
developer. The post-exposure bake was reduced to see if it would improve development. With
very low baking times and temperatures, the SU-8 was not sufficiently crosslinked and it was
completely removed during development. With more baking, which was sufficient to cross-link
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the SU-8, the unexposed SU-8 could not be developed. Deposition of metal films by sputtering
may have reduced this heating problem and made this approach viable, but it was not further
investigated.
An alternate method for selective deposition of metal films on the top surface of the SU-8
core is to partially develop the SU-8 before the metal deposition. This involves normal processing
of the SU-8 layer to the development step. Development of the SU-8 is carefully timed to only
remove a portion of the unexposed SU-8. The partial development of the SU-8 reveals a portion
of the hardened, cross-linked core. The step in topography which is produced by this partial
development improves liftoff of the metal film. Partial development of the core was investigated
using a 5 micron-thick SU-8 layer and three different liquids for development: acetone, SU-8
developer, and the photoresist developer MIBK/IPA 1:3 (MicroChem).
Acetone can be an effective developer of SU-8. However, the aggressive nature of acetone
causes the nearly-complete dissolution of the unexposed SU-8 in less than a second, making it
difficult to stop development early. Using the long soft and post-exposure baking times described
previously, SU-8 developer also removes the unexposed SU-8 very quickly, with the field of the
wafer mostly clearing in a few seconds. Normal procedures for development involve rinsing the
SU-8 developer off of the wafer using IPA. With partially developed SU-8, however, the IPA reacts
with the uncrosslinked SU-8 and forms a foggy, white residue. In order to avoid the formation of
this white residue, the wafer was mounted on a spinner and the developer was sprayed onto the
spinning wafer for less than one second. This allowed only partial development of the SU-8 and no
white residue was formed as the developer quickly spun off the wafer. Another effective method
to partially develop the SU-8 was using MIBK/IPA developer. This developer only removes the
unexposed SU-8 very slowly and can be washed off with IPA without forming any residue. To use
this developer, the wafer with SU-8 was placed into a dish of the developer for 5 minutes at 50◦ C,
after which time about 1.5 µm of the unexposed SU-8 was removed.
After the partial development of the SU-8 was completed with either SU-8 developer or
MIBK/IPA, the wafers were placed into the E-beam evaporator and 80 nm of nickel was deposited.
The final step was removal of the remaining unexposed SU-8 to liftoff the nickel film from most of
the wafer surface. In order to do this, the wafer was placed in SU-8 developer overnight. However,
just as with the previous experiment with metal deposition on top of undeveloped SU-8, there
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were portions of the wafer that failed to develop completely. Once again, the heating that occurred
during evaporation was great enough to harden portions of the SU-8 to the point that it could not be
removed with developer. While sputter deposition of the metal might also have made this approach
more successful, a better solution was developed that was less heat sensitive.
The final method of depositing metal on top of SU-8 made use of the photoresist AZP4620
(AZ Electronic Materials), and the process is depicted in Figure 7.20. Unlike the previous methods that relied upon partially-developed SU-8, with this method, the SU-8 is first processed and
completely developed as usual. Photoresist is deposited on the wafer and slowly developed until
the tops of the cores emerge from the photoresist. Next, a thin layer of metal is deposited by evaporation. Finally, the remaining photoresist is removed, lifting off the unwanted metal and leaving
a thin layer of metal on top of the SU-8 core. This process is depicted in Figure 7.20.

Photoresist
applied

Su-8 core
deposited

Photoresist
developed

Si wafer

(a)

(b)

(c)

Metal
deposited

Metal mask
layer

(d)

(e)

Figure 7.20: Process flow for depositing metal on top of SU-8 cores: (a) SU-8 deposited, developed,
and hard baked. (b) Wafer coated with photoresist. (c) Photoresist is partially developed, exposing
the top of the SU-8. (d) Metal deposited. (e) Remaining photoresist removed, lifting off the unwanted
metal.

After development of the SU-8, AZP4620 is spin-coated over the wafer, leaving a thin
coating over the tops of the cores. A two-step process is used for the 4620 spinning to create a
uniform film across the wafer: 2800 rpm at 1100/s, 30 s; 6000 rpm at 6000/s, 2 s. Unlike SU-8,
4620 does not planarize well, so the resist coating is higher over the SU-8 cores, yielding a profile
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as shown in Figure 7.20(b). The wafer is then placed on a level hotplate for soft baking with 60
s at 70◦ C, 60 s at 100◦ C, and 30 s at 120◦ C. After sitting for 5 minutes at room temperature, a 5
s UV flood exposure using the Karl Suss aligner increases the solubility of the upper part of the
photoresist layer. The photoresist is then developed in AZ 400K developer, which is diluted 1:4
with water. This development step gradually removes the top, exposed portion of the photoresist.
Development continues until optical microscope inspection of the wafer shows that every SU-8
core top is fully exposed from the photoresist, as shown in Figure 7.21(c-e). Since 4620 is a
positive resist, it is naturally only slightly soluble in the developer, but prolonged development will
ultimately result in all of the 4620 dissolving. The short flood exposure increases the solubility
of the upper layers of the photoresist and dramatically reduces the required development time to
reveal the SU-8 cores.

(a)

(b)

(c)

(d)

(e)

(f)

(g)

(h)
Incomplete
Liftoff

Figure 7.21: Microscope images of photoresist deposition over SU-8 (200x magnification): (a) SU-8
core before PR application. (b) SU-8 covered by PR. (c) PR partially developed. (d) PR nearly finished
developing. (e) After optimal development of PR. (f) After metal deposition. (g) After complete metal
liftoff. (h) After incomplete metal liftoff.
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After development, the structure is measured with a profilometer to determine the thickness of the remaining photoresist layer. Usually, with about 3 minutes of development, enough
photoresist is removed to expose the cores completely, leaving about 3 µm of photoresist on the
field of the wafer. Experiments were conducted to determine the optimal time for development
and the ideal thickness of remaining photoresist to allow for clean liftoff of the metal film. Development times up to 10 minutes were used, with the results shown in Table 7.2. Although longer
development times and thinner photoresist layers allow for liftoff, excessive development causes
the metal layer to extend very far down the sides of the SU-8. The metal layer can also extend to
the substrate surface at the ends of the SU-8 lines, as shown in Figure 7.22(c,d). The development
occurs more quickly in these areas, because the developer can attack the photoresist at the ends
of the lines from more directions. These non-uniform tabs of metal are undesirable for creating
SAP ARROWs. The most consistent results for clean liftoff were achieved with just more than
the minimal time required to completely expose the tops of the SU-8, or about 2.5 minutes for a
starting thickness of about 6 µm of 4620 over 5.1 µm SU-8 cores. This process produced metal
coatings on the top of the SU-8, as shown in Figure 7.22(a,b).

Table 7.2: Metal liftoff using AZP4620 over 5.1 µm SU-8 cores.
Exposure
time (s)

Develop
time (min)

Height to
SU-8 (µm)

Remaining PR
thickness (µm)

0
2
5
5
5
5
5
5
10
20
30

30
6.50
2.0
2.25
2.75
3.5
5.0
9.0
1.50
1.25
1.0

1.47
1.6
1.72
1.80
2.05
2.20
2.50
3.40
4.20
3.76
3.10
3.60

5+
3.6
3.38
3.3
3.05
2.9
2.6
1.7
0.9
1.34
2.0
1.5
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Liftoff Time/Results
11 min
10 min
7 min
5 min
9 min
5 min
5 min (holes in PR)
6 min
9 min
6 min (incomplete)

(a)

2 µm

(b)

2 µm

(d)

Metal edge

Metal edge

2 µm

SU-8

(c)
SU-8

2 µm
Metal
tabs

Metal edge

Figure 7.22: SEM images of metal layer on SU-8 after liftoff. PR developed 3 minutes before metal
deposition: (a) side view of SU-8 core and (b) end of SU-8 core. PR developed 10 minutes: (c) side
view of core and (d) end of core.

It might be ideal to have a resist coating for liftoff that perfectly planarizes over the SU-8
cores. This would result in shadowing by the top corners of the cores during the metal deposition,
and is often desired and even necessary for clean liftoff processes. However, the curved profile
of the 4620 coating also allows for clean liftoff of the nickel layer. Figure 7.23 shows close-up
SEM images of the photoresist/SU-8 structure after nickel deposition. As seen in Figure 7.23(b),
after the metal deposition, a crack in the photoresist is clearly visible at the transition between the
photoresist and the SU-8. This crack likely is caused as the structure cools down after heating up
with the metal deposition. After placing the wafer in acetone for removal of the photoresist and
excess metal, the liftoff process always begins at the edges of the cores. This indicates that the
cracking allows access for the acetone to dissolve the photoresist, and it greatly reduces the time
required for removing the photoresist and excess metal.
7.7

Third Generation SAP ARROWs
The main problems encountered with the second-generation SAP ARROWs arise from the

fact that the SU-8 core is etched and damaged by the pedestal etching process. While roughness
arising from this etching-induced damage can be mitigated by physically swabbing the core tops on
straight waveguides, a different mechanism must be used to reduce the core roughness on sensor
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SU-8

PR

Crack
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Figure 7.23: SEM images of liftoff structure with SU-8, photoresist (PR), and metal. (a) Wide view of
full structure. (b) Closeup of interface between PR and SU-8.

platforms. Additionally, because the SU-8 core is etched by the plasma with first and second
generation SAP processing, it is difficult to produce cores with the proper height. The best option
for protecting the top surface of the sacrificial core is using the metal liftoff process discussed
above. This process can be readily adapted to both straight and bent waveguide geometries, and
should produce smooth waveguide top surfaces without any physical rubbing required. The metal
protecting layer has the added benefit of eliminating the difficulty of achieving proper core heights.
Since the core height would no longer be reduced during pedestal etching, the height is determined
only by the SU-8 processing, which has been shown to produce accurate core heights.
Fabrication of these third-generation SAP ARROWs differs only slightly from the process
for creating the second-generation SAPs. First, the PECVD bottom layers are deposited and SU-8
core is defined and processed using the optimized core recipe developed. Once this is completed,
AZP4620 is spin coated on the entire wafer, soft baked, and flood exposed. The 4620 is then
developed until the tops of all of the SU-8 cores are exposed. A 30 s oxygen plasma descum is
followed by the deposition of the 60 nm-thick nickel protection layer using E-beam evaporation.
After this, the 4620 and excess nickel are removed by immersion in acetone for 10 minutes. Any
remaining tabs of metal are removed by ultrasonic agitation for 3 minutes in acetone. At this point,
the structure is ready for self-aligned pedestal etching, which is performed using the same recipes
as for the earlier generations of SAP ARROWs. After the pedestal etching is completed and the
etch residue and grass are removed, the nickel is removed by immersing in nickel etchant (Type
TFB, Transene Company, Danvers, MA) for 10 minutes, followed by rinsing with DI water. To
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complete the waveguide structure, the top PECVD layers are deposited, the core is exposed by
cleaving, and the core is removed with piranha etching.
Figure 7.24 shows an SEM image of a completed SAP that was fabricated with this thirdgeneration process. This image demonstrates that the processing produces essentially the ideal
hollow ARROW geometry with an air-terminal layer on three sides. Compared to previous versions of SAP ARROWs, this processing produces waveguides with smooth core sidewalls and top
surfaces. Because of the metal protecting layer, the top corner faceting of the core is also eliminated.

5 µm

Figure 7.24: Profile SEM image of a SAP ARROW made with a smooth SU-8 core top surface (Light
gray: SiO2 , dark gray: SiN).

Although this procedure created essentially the ideal hollow ARROW geometry, it was
necessary to determine that the process alteration of the processing did not increase the waveguide
loss. Straight waveguides were fabricated with the same core dimensions (5.8 x 9, 12, 15 µm) and
layer thicknesses as used for the second-generation SAPs, and the waveguide loss was determined
using the cutback method at 785 nm. Losses for the third-generation devices were nearly identical
to those for the second-generation, demonstrating that this method of metal-protection can be used
for sensor platform fabrication without significantly changing the waveguide loss.
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7.7.1

Third Generation SAP Sensors
By employing the methods discussed previously, the ideal SAP geometry can be produced

with an integrated ARROW sensor platform. The process flow for this sensor fabrication is detailed
in Figures 7.25-7.26. The first few steps are the same as with straight SAP waveguides. First,
the bottom cladding layers are deposited by PECVD on a clean silicon wafer. As with previous
ARROW structures, the wafer is cleaned between each layer to reduce particles on the surface.
Next, the SU-8 sacrificial core is spin-coated and defined by photolithography, using the optimized
core recipe. After the core is define, the next step is to deposit the etch mask metal on the top of
the core, using the AZP4620 photoresist liftoff method. For SAP sensor platforms, both nickel and
chromium have been used successfully for this metal mask with layers approximately 60 nm thick,
but nickel is normally used because it is less susceptible to cracking during subsequent processing.
Next, the 4620 photoresist and the excess metal are removed using acetone, leaving the thin mask
layer of metal on the top surface of the SU-8 cores, as depicted in Figure 7.25(f).
Chromium was used underneath the SU-8 cores to protect the solid-core waveguide regions
of the platforms with the first SAP sensors. This protecting mask had to be applied beneath the
SU-8 core, because the etching of the SU-8 that occurred during pedestal etching would have
resulted in steps in the core height if the solid-core protection mask was deposited on top of the
core. Since these new devices have metal protecting the top of the core, a solid-core protection
mask can be used either beneath or on top of the core. For SAP fabrication, both AZP4620 and
SPR-220 were used for this solid-core waveguide protection, with the photoresist applied after the
core was deposited, as depicted in Figure 7.25(g). SPR-220 proved to withstand the heating and
ion-bombardment of the SAP etching processes better than the 4620, so it was used for the solidcore protection layer. To form this etch mask, the wafer was first dehydration baked at 150◦ C for 10
minutes and then vapor-coated with HMDS. After this, the SPR-220 was spin coated on the wafer
(3000 rpm at 3800/s, 60 s), followed by soft baking at 115◦ C for 3 minutes and sitting at room
temperature for 5 minutes. The photoresist was exposed using the contact aligner and an exposure
dose of 300 mJ/cm2 and then developed using MF-24A (Rohm and Haas) for approximately 90 s.
After development, the wafer surface was cleaned using an oxygen plasma for 1 minute and the
wafer was baked at 90◦ C to harden the photoresist.
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Figure 7.25: Fabrication flow for SAP ARROW sensors: (a) Bottom cladding layers deposited on Si
substrate. (b) SU-8 sacrificial core deposited. (c) Photoresist deposited over SU-8. (d) Photoresist
developed until core top exposed. (e) Metal deposited. (f) Photoresist and excess metal removed. (g)
Photoresist deposited to protect ridge waveguides. (h) Self-aligned pedestal etched.

After this protecting photoresist is deposited and defined, the wafer is ready for self-aligned
pedestal etching, using the etch recipes shown in Table 7.1. First, the SiN/SiO2 layers are etched
through. Then, the etch chamber is cleaned with the oxygen plasma cleaning recipe, and the
polymer etch residue is removed from the structure using the TC-1 clean developed. Next, the
silicon portion of the pedestal is etched, using the Bosch process developed. Immediately after the
silicon pedestal etch, the etch grass is removed using the isotropic silicon plasma etch, forming the
completed pedestal structure (Figure 7.25(h)). To prepare for processing the next wafer, the etch
chamber is again cleaned with an oxygen plasma.
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Figure 7.26: SAP fabrication flow continued: (i) Photoresist mask removed. (j) Metal etch mask
removed. (k) Top ARROW cladding layers deposited. (l) Ridge waveguides etched. (m) Ends of
sacrificial core exposed. (n) Sacrificial core removed. (o) Reservoirs attached.

After the etching is completed, the ridge-protecting photoresist is removed from the wafer
using acetone, with a brief (up to 3 minute) soak with ultrasonic agitation to remove any hardened
portions of the photoresist. After rinsing with IPA and drying, the wafer is cleaned again with
TC-1 for 10 minutes to remove the etch residue from the silicon etching. Then, the nickel mask
layer is removed from the top of the SU-8 core using the nickel etchant for 10 minutes, followed
by a DI water rinse and soak. Following another 10 minutes in the TC-1 mixture, the completed
SAP structure is ready for further processing (Figure 7.26(j)).
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The remainder of the fabrication process is the same as for other ARROWs. The top ARROW cladding layers are deposited by PECVD, and the solid-core ridge waveguides are formed
in the top SiO2 layer by RIE etching. Next, the ends of the sacrificial core are exposed by another
RIE etch to remove all of the top SiO2 and SiN layers over the ends of the cores. Now that the
cores are exposed, they can be removed by the piranha etch. Extensive rinsing and soaking in water
to remove the acid completes the fabrication process. At this point, the wafer is cleaved up into
individual devices, and macroscopic reservoirs can be attached over then open ends of the channels
for sample introduction for experiments, as depicted in Figure 7.26(o).
7.8

Applications
Thus far, SAP ARROW sensor platforms have mostly been created for applications with

gaseous media, although this structure should also produce lower-loss waveguides for liquid-core
applications, as indicated by simulations. Because of the lower loss achieved with air-core SAP
ARROW waveguides, they are particularly attractive for creating on-chip atomic vapor cells that
can be used in applications such as rubidium spectroscopy [134], EIT [135], and slow light [136].
Many previous demonstrations of these effects with other devices use elaborate setups and/or ultralow temperatures. The ultimate goal of using integrated ARROW platforms is to create relatively simple, practical devices for applications in optical computing, data storage, and quantum
communication.
For these experiments, SAP ARROWs were produced with these cladding layer thicknesses
(starting from the substrate - all values in nm): SiO2 SiN SiO2 SiN SiO2 SiN - core - SiN SiO2
SiN SiO2 SiN SiO2 (920 110 184 110 184 110 - 5000 - 550 143 85 143 85 4020). In order to use
these SAP sensor platforms with gaseous media such as rubidium vapor, air-tight reservoirs had to
be attached to the platforms. This was done after the platform fabrication was completed and the
sacrificial cores were completely removed. Due to the extremely reactive nature of the rubidium
used in these applications, careful selection of compatible materials and processing is required.
An additional complication of many sealing materials is the potential for out-gassing that can contaminate and react with the rubidium vapor. Cylindrical copper reservoirs were attached to the
platform chip using an epoxy adhesive and cured to harden the bond [95]. Next, the interior surfaces of the waveguide were treated with octadecyl-dimethyl-methoxysilane (ODMS) by placing
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the solution in one of the reservoirs and allowing it to flow through the channel by capillary action.
After drying, one reservoir was sealed with epoxy. Loading the rubidium into the waveguide was
performed in a controlled environment to avoid rubidium oxidation. This was accomplished using
a glovebox (Vacuum Atmospheres, Hawthorne, CA) filled with nitrogen. Solid rubidium droplets
were inserted into the open copper cylinder to act as the source for the rubidium vapor. The top of
the open cylinder was attached to a vacuum hose and the reservoir was evacuated to approximately
0.001 Torr, after which the cylinder was sealed with pinch-off pliers. Because the rubidium loading
process was conducted within the nitrogen atmosphere of the glovebox, nitrogen buffer gas was
also sealed inside the hollow waveguide.
For demonstrations of rubidium spectroscopy with SAP ARROWs, the chips were mounted
on a translation stage. Light from tunable external cavity diode lasers was coupled into a singlemode optical fiber and then butt-coupled into the solid-core waveguide on the ARROW chip, as
shown in Figure 7.27. Light transmitted through the chip was collected with a microscope objective
and focused onto a photodetector. The excitation beam was also directed through a conventional
bulk rubidium reference cell for comparison.

Fiber Supplying
Laser Light

Rubidium-Loaded Hollow
SAP ARROW

Sealed
Reservoir

Objective for Signal
Collection

Figure 7.27: Experimental setup for rubidium spectroscopy with an integrated ARROW chip.

Figure 7.28 shows representative absorption spectra for transmission through the bulk reference cell (top) and a similar integrated ARROW cell (bottom) [134]. The spectra show the
rubidium absorption around 780 nm with both the cell and the ARROW chip heated to 70◦ C. The
measured signal for the integrated ARROW platform shows a clean absorption signal that is nearly
identical to that of the bulk cell. With integrated ARROW platforms, we have demonstrated optical
cell volumes and mode areas that are orders of magnitude smaller than the bulk cells [134]. These
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integrated ARROW platforms also allow for much higher light intensities in the rubidium vapor
due to the ability to guide light through the atomic medium on the chip. With integrated SAP platforms, the reduced loss of the hollow-core waveguides increases the light intensity in the rubidium
vapor even further than the standard ARROW platforms.
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Figure 7.28: Measured absorption spectra for rubidium around 780 nm at 70◦ C for bulk (top) and
integrated ARROW (bottom) rubidium cells; black lines: Gaussian fits.

We have also recently demonstrated both EIT and slow light in rubidium vapor using these
SAP ARROW sensor platforms, and the results will be published soon [22]. These results represent the first observation of slow light using quantum state control on a chip. For the slog light
experiments, the pulse delay, group index, and group velocity observed compare favorably to recent reports for slow light using photonic crystal waveguides [137]. Eventually, SAP-based ARROW platforms could be created for further non-linear experiments with optical four-wave mixing,
paired-photon generation, and single photon generation and detection. Our planar waveguidebased method is compatible with additional conventional photonic structures and designs and provides an attractive approach to eventually realizing nonlinear optical devices at ultralow power
levels on a chip.
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Chapter 8
Conclusion
8.1

Summary
The work described in this dissertation began in the early part of 2005. Since that time, the

ARROW project has developed from focusing on fabrication of straight hollow waveguides and
proof-of-concept experiments to production of robust sensing platforms for a variety of applications. Hollow waveguides used in this work have been made with two types of sacrificial cores,
photoresist and SU-8, producing different geometries for the hollow cores. The fabrication processes and devices described in this dissertation have greatly advanced the capabilities of hollow
ARROW-based sensing platforms.
In this dissertation, each of the sub-processes used in the fabrication of ARROW sensor
platforms has been described in detail, including studies of PECVD film characteristics and plasma
etching processes. Much of this work has been focused on improving the sensitivity and throughput of ARROW sensing platforms. I have explored new ways to improve the interface transmission
between solid and hollow waveguides and have created a new design that has more than 2x improvement in interface transmission, as discussed in Chapter 6. This design has produced devices
that have improved overall throughput and have been used for fluorescence sensing with single
bioparticles with fluorescence excitation volumes of around 100 fL. These devices have also been
used to demonstrate optical-induced particle trapping and concentration with water-filled cores.
The other major focus of this work has been the development of structures to decrease the
hollow ARROW waveguide loss. This has been explored through two fabrication processes that
create hollow waveguides on pedestals for lower loss. One of these methods, covered in Chapter 7,
produces the ideal geometry for hollow-core ARROW waveguides. Sensor platforms created with
this hollow-core waveguide structure have been used in the first demonstrations of EIT and slow
light on a integrated optical chip. Through design and process improvements, we have produced
159

minimum waveguides losses of 1.54 cm−1 for air-core devices and 0.26 cm−1 for devices with
liquid-filled cores.
8.2
8.2.1

Future Work
Alternative Structures
There are several proposed changes to the fabrication of ARROW waveguides that have

yet to be fully explored. One of these is to create arch-shaped ARROWs on top of self-aligned
pedestals, as depicted in the diagram in Figure 8.1(a). Preliminary experiments with this type of
structure have shown that minimal changes would need to be made to the standard SAP ARROW
fabrication process discussed in Chapter 7. The photoresist core for these devices would not be
hard baked or reflowed until after the SAP etching was completed, and reflowing after etching
would create smooth core surfaces. As discussed in Chapter 4, ARROWs with arch-shaped cores
have already been demonstrated with lower waveguide losses than similar rectangular-shaped hollow core waveguides. By forming the arch-shaped core on the SAP structure, the loss could potentially be reduced even further.

(a)

Hollow
Waveguide

(b)

Non-Solid
Cladding

Figure 8.1: New structures for hollow-core ARROWs: (a) Arched-core ARROW created on a selfaligned pedestal. (b) Hollow waveguide created with a lower non-solid cladding layer.

To date, the problem with using arch-shaped cores in sensor platforms has been that the
arched geometry of the core is also present at the interfaces between the solid and hollow waveguides, which increases the interface loss. In order to use arch-shaped hollow waveguides on a
sensor platform, this interface geometry must be improved. One promising method of improving
interfaces with arch-shaped waveguides is being investigated. This method involves having the
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rectangular core geometry at the interfaces but the arch-shaped geometry for the rest of the hollow waveguide length. Experiments have shown that deep-UV exposure of the photoresist before
reflow can help to keep the photoresist from reflowing, even at temperatures as high as 250◦ C. If
the photoresist cores are selectively exposed with deep-UV only near the interfaces, it might be
possible to create rectangular core geometries at the interfaces while maintaining the arched shape
of the core everywhere else.
Another structure that is being investigated has the potential to create hollow waveguides
on self-aligned pedestals with a lower non-solid cladding layer, as depicted in Figure 8.1(b). A
proposed process for creating these devices would be to alter the standard process for fabricating
SAP ARROWs, discussed in Chapter 7, to create the hollow cladding layer. This could involve
deposition of a wider sacrificial SU-8 layer before deposition of the lower PECVD cladding layers.
The waveguide sacrificial core would be deposited on this structure with the protective metal layer
on top, after which the self-aligned pedestal would be etched through the PECVD layers and the
lower SU-8 sacrificial layer. After the pedestal etching, the metal mask layer would be removed,
and the rest of the cladding layers would be deposited normally. A structure like this would allow
for additional experiments by filling the lower cladding cavity with liquids or gases, and could
also be designed to decrease the hollow waveguide loss. For water-filled waveguides at 690 nm,
BeamPROP simulations of the structure shown in Figure 8.1(b) with an air-filled lower cladding
region predicted loss almost 30% lower than with the SAP structure. Although this structure would
be difficult to integrate into a sensor platform, it could offer the possibility of many other interesting
possibilities.
Work has also been ongoing on reducing the photoluminescence (PL) of the ARROW platforms, since the PL from the structure of the waveguide creates background fluorescence that
limits the ARROW platform fluorescence detection sensitivity. As discussed in Chapter 3, the major source of PL with our ARROW waveguides is the SiN used in the waveguide cladding. Current
efforts for reducing the PL on ARROW platforms consist of replacing the SiN cladding layers with
sputter-deposited layers of tantalum oxide (Ta2 O5 ), which produces much less PL. Ideally, these
Ta2 O5 ARROWs would be created on self-aligned pedestals to offer low waveguide losses and low
fluorescence background for maximum fluorescence sensitivity.
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8.2.2

ARROW Platform Improvements
There are several areas that have potential to greatly improve integrated ARROW sensor

platforms. One of these continues to be the low transmission efficiency of the solid-hollow interface. While the SOC ARROWs described in Chapter 6 have higher optical throughput than the
standard ARROW design, the improved interface transmission comes at the cost of drastically increased hollow waveguide loss. Also, this SOC structure is not suitable for air-core waveguides.
Substantial improvements could be obtained in the optical throughput and sensitivity of ARROW
platforms by developing a hybrid between the SOC and SAP structures, as depicted in Figure 8.2.
This hybrid structure would consist of hollow waveguides with the SAP structure described in
Chapter 7, employing multiple antiresonant cladding layers both above and below the hollow core,
and producing very low hollow waveguide propagation losses. At the interfaces between the solid
and hollow-core waveguides, however, these hybrid devices would only have a single over-coating.
This could provide the high interface transmission of the SOC and the low hollow waveguide loss
of the SAP structure for both liquid and gas-filled waveguides.

SOC Interfaces

SAP Hollow
Waveguide

Figure 8.2: Diagram of optimized interfaces on a SAP ARROW platform with multiple ARROW layers
above most of the hollow-core waveguide and SOC structure at the interfaces.

Figure 8.3 shows some calculations of total optical throughput for ARROW platforms.
These calculations use approximate loss values measured for hollow SOC ARROWs (αh = 3.4
cm−1 , κi = 0.79) and estimated values for water-core SAP ARROWs (αh = 0.2 cm−1 , κi = 0.35).
With all other losses (edge coupling, solid-core loss) being equal, we see that the throughput for the
SAP ARROW is limited by the interface transmission. Even for a lossless hollow waveguide, no
more than about 5% transmission could be expected with the current interface losses. However, if
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Figure 8.3: Optical throughput for liquid-core ARROW sensor platforms; line: SOC ARROW; dashed
line: SAP ARROW; dotted line: hybrid device with SAP hollow waveguides and SOC interfaces.

a low-loss hollow waveguide structure could be combined with the high transmission interfaces of
the SOC platform, the total throughput could be as high as 25% for a 4 mm-long hollow waveguide,
as shown by the line for the hybrid structure in Figure 8.3.
Two different methods could be used to create this hybrid structure: etching and liftoff.
The liftoff method would require deposition of a different material on top of the ridge waveguide
areas and interfaces of the platform before deposition of the top cladding layers. After the thin top
cladding layers are deposited, this sacrificial material would be removed to liftoff the thin cladding
layers in these select regions, after which the entire platform would be coated with the thick, final
SiO2 cladding layer. This liftoff method has recently been demonstrated with standard ARROWs
on planar substrates and has produced promising results. However, due to the extra height of
the SAP ARROW pedestals, this process will be difficult to integrate with the superior hollowcore SAP ARROWs. The other possible approach for creating these hybrid devices consists of
selectively etching away the thin top cladding layers at the interfaces and along the ridge waveguide
regions. In order to do this, a stop-etch layer must be deposited to protect the cladding layers under
the ridges and the sacrificial core at the interfaces before the deposition of the top cladding layers.
After selectively etching away the thin cladding layers, the stop-etch material would be removed,
and the thick SiO2 cladding layer would be deposited. Investigations of this method have also
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produced promising results, and this procedure has the advantage that it is very easily adapted to
different device topographies.
While the selective removal of these upper cladding layers could improve the interface
transmission, recent results have indicated that the geometry of the PECVD layers at the interface
could also be increasing the interface loss, even with the SOC structure. This non-ideal geometry
is caused by the crevice that is formed at the lower corners of the rectangular cores after PECVD
layer coating. A different cladding layer deposition method could possibly reduce this crevice
and also increase the interface transmission. Tetraethyl orthosilicate (TEOS)-based deposition of
SiO2 has long been used to create more conformal coatings. Unfortunately, the IML at BYU does
not have equipment capable of depositing this type of SiO2 , so new equipment would have to be
purchased or the coating deposition would need to be outsourced. Sputter-deposition of a cladding
material could also improve the top layer coating characteristics. Ultimately, the cheapest solution
might be to find a material that could be uniformly spin-coated on top of the hollow waveguide to
eliminate the crevice formation.
Other improvements could be made to ARROW platforms that will increase their functionality. Nanopores are currently being integrated to allow for gated delivery to the hollow waveguide
of molecules on the order of 10 nm in diameter. Until now, ARROW platforms have consisted of
relatively simple waveguide geometries, with a single hollow waveguide. We have begun to implement tapered hollow waveguides for improved optical trapping of particles, but bends in the hollow
waveguides could also allow for improved functionality. In the future, networks of interconnected
hollow and solid waveguides could be integrated with microfluidic pumps and valves to create sophisticated analysis systems for applications such as protein analysis. Many other hollow ARROW
waveguide-based platforms could eventually be developed for targeted sensing applications.
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Appendix B
Process recipes
This Appendix lists the detailed process recipes used in the fabrication of devices described
in this dissertation. This included recipes for photolithography using SU-8, AZ3330, AZP4620,
and SPR220 photoresists. Following the lithography recipes are recipes for depositing Ni on the
top surface of SU-8 cores and PECVD deposition of SiO2 and SiN cladding layers for ARROWs.
The final section contains recipes for etch residue removal, sacrificial core removal, and the plasma
etching recipes used in this work.
B.1

SU-8 Recipes

Optimized SU-8 10 sacrificial core (spin target: 5.2-5.4 µm, final thickness: 5.0 µm):
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Apply SU-8 10
(a) Pour small puddle (about quarter size)
(b) Spin: 500 rpm @ 100/s, 6 s; 4400 rpm @ 1200/s, 60 s; 6000 rpm @ 6000/s, 2 s
3. Soft bake
(a) Hotplate bake - 65◦ C, 10 min
(b) Ramp to 95◦ C at 20◦ C/min, bake 10 min
(c) Cool to 65◦ C on hotplate, slowly cool to RT (on level non-metal surface)
4. Expose - 14 s (south aligner - constant intensity, hard contact), 10 mW/cm2
5. Post exposure bake (PEB)
(a) Hotplate bake - 65◦ C, 5 min
(b) Ramp to 95◦ C at 20◦ C/min, bake 5 min
(c) Cool to 65◦ C on hotplate, slowly cool to RT (on level non-metal surface)
6. Develop
(a) Immerse in SU-8 developer and agitate 1-2 min
(b) Rinse with fresh SU-8 developer
(c) Rinse with IPA, nitrogen dry
7. Hard bake 1
(a) Ramp on hotplate from RT to 200◦ C, bake at 200◦ C, 10 min
(b) Ramp down to 95◦ C
8. Descum - PE2, 90 s, 50 W, 100 sccm O2
9. Hard Bake 2
(a) Ramp on hotplate from RT to 250◦ C, bake at 250◦ C, 5 min
(b) Ramp down to 95◦ C
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SU-8 10 ridge (target 15 µm final thickness) - needs to be thick enough to protect hollow-core waveguides,
which usually requires a layer 5 µm thicker than the sacrificial core:
1. Dehydration bake - in clean oven, 60 min, 150 ◦ C
2. Vapor coat HMDS, 5 min in closed plastic box
3. Apply SU-8 10
(a) Pour small puddle (about quarter size)
(b) Spin: 500 rpm @ 100/s, 6 s; 1000 rpm @ 1200/s, 60 s; 6000 rpm @ 6000/s, 2 s
4. Soft bake
(a) Hotplate bake - 65◦ C, 10 min
(b) Ramp to 95◦ C at 20◦ C/min, bake 10 min
(c) Cool to 65◦ C on hotplate, slowly cool to RT (on level non-metal surface)
5. Expose - 20 s (south aligner - constant intensity, hard contact), 10 mW/cm2
6. Post exposure bake (PEB)
(a) Hotplate bake - 65◦ C, 5 min
(b) Ramp to 95◦ C at 20◦ C/min, bake 5 min
(c) Cool to 65◦ C on hotplate, slowly cool to RT (on level non-metal surface)
7. Develop
(a) Immerse in SU-8 developer and agitate 1-2 min
(b) Rinse with fresh SU-8 developer
(c) Rinse with IPA, nitrogen dry
8. Hard bake
(a) Ramp on hotplate from RT to 200◦ C, bake at 200◦ C, 10 min
(b) Ramp down to 95◦ C
9. Descum - PE2, 90 s, 50 W, 100 sccm O2

182

B.2

Photoresist Recipes

AZ3330 sacrificial core (target 5 µm after reflow) - used for arch-shaped ARROWs:
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Apply AZ3330
(a) Pour big puddle (about 2 inches in diameter)
(b) Spin: 1000 rpm @ 1000/s, 90 s
3. Soft bake - hotplate, 90◦ C, 1 min
4. Expose - 14 s (south aligner - constant intensity, hard contact), 10 mW/cm2
5. Develop
(a) Immerse in AZ MIF 300 developer and agitate, 90 s
(b) Rinse with DI water, nitrogen dry
6. Descum - PE2, 60 s, 100 W, 100 sccm O2
7. Hard bake - hotplate bake at 250◦ C, 10 min

AZ3330 etch mask (target 2 µm) - used for short wet and dry etches for both metal and dielectric films:
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Apply AZ3330
(a) Pour big puddle (about 2 inches in diameter)
(b) Spin: 6000 rpm @ 6000/s
3. Soft bake - hotplate, 90◦ C, 1 min
4. Expose - 8 s (south aligner - constant intensity, hard contact), 10 mW/cm2
5. Develop
(a) Immerse in AZ MIF 300 developer and agitate, 30 s
(b) Rinse with DI water, nitrogen dry
6. Descum - PE2, 60 s, 100 W, 100 sccm O2
7. Hard bake - hotplate bake at 110◦ C, 2 min

SPR220 etch mask (target 6-7 µm) - used for protecting ridge waveguide areas with SAP etching:
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Vapor coat HMDS, 5 min in closed plastic box
3. Apply SPR220
(a) Pour big puddle (cover half of the wafer)
(b) Spin: 3000 rpm @ 3800/s, 60s
4.
5.
6.
7.

Soft bake - hotplate bake, 115◦ C, 2.5 min; cool at RT, 5 min
Expose - 30 s (south aligner - constant intensity, hard contact), 10 mW/cm2
Relax - sit at room temperature, 45+ min
Develop
(a) Immerse in MF-24A developer and agitate, 1-2 min
(b) Rinse with DI water, nitrogen dry

8. Descum - PE2, 30 s, 50 W, 100 sccm O2
9. Hard bake - ramp on hotplate from RT to 100◦ C, bake 10 min
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AZP4620 etch mask (target 20 µm) - used for core expose etching with standard ARROWs. Mask layer
needs to protect hollow and ridge waveguides throughout etching (requires a layer 10 µm thicker than the
core on top of the pedestal):
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Apply first coat of AZP4620
(a) Pour big puddle (about 2 inches in diameter)
(b) Spin: 300 rpm @ 110/s, 3 s; 1800 rpm @ 1210/s, 20 s; 1600 rpm @ 1870/s, 120 s
3.
4.
5.
6.
7.
8.

Soft bake 1 - hotplate, 70◦ C, 1 min; 90◦ C, 2 min (separate hotplates); relax at RT, 5 min
Apply second coat of AZP4620 using the same spin speeds
Soft bake 2 - hotplate, 100◦ C, 5 min
Relax - sit at room temperature, 45+ min
Expose - 90 s (south aligner - constant intensity, hard contact), 10 mW/cm2
Develop
(a) Immerse in 400K 1:4 developer and agitate, 5-10 min
(b) Rinse with DI water, nitrogen dry

9. Descum - PE2, 60 s, 100 W, 100 sccm O2
10. Hard bake - 110◦ C, 30 min
11. Flood expose - 120 s (south aligner - constant intensity), 10 mW/cm2

AZP4620 etch mask (target 30 µm) - used for core expose etching with pedestal ARROWs. Mask layer
needs to protect hollow and ridge waveguides throughout etching (requires a layer 10 µm thicker than the
core on top of the pedestal):
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Apply first coat of AZP4620
(a) Pour big puddle (about 2 inches in diameter)
(b) Spin: 700 rpm @ 200/s, 30 s; 4000 rpm @ 4000/s, 2 s
3.
4.
5.
6.
7.
8.

Soft bake 1 - hotplate, 70◦ C, 1 min; 90◦ C, 2 min (separate hotplates); relax at RT, 5 min
Apply second coat of AZP4620 using the same spin speeds
Soft bake 2 - hotplate, 100◦ C, 5 min
Relax - sit at room temperature, 45+ min
Expose - 90 s (south aligner - constant intensity, hard contact), 10 mW/cm2
Develop
(a) Immerse in 400K 1:4 developer and agitate, 10-15 min
(b) Rinse with DI water, nitrogen dry

9. Descum - PE2, 60 s, 100 W, 100 sccm O2
10. Hard bake - 110◦ C, 60 min
11. Flood expose - 120 s (south aligner - constant intensity), 10 mW/cm2

B.3

Deposition Recipes

AZP4620 for Ni liftoff (target 6 µm) - used for depositing Ni on top of the SU-8 core and lifting off extra
Ni with AZP4620 to protect the top of the core during SAP etching:
1. Dehydration bake - in clean oven, 15 min, 150 ◦ C
2. Apply AZP4620
(a) Pour big puddle (about silver-dollar size)
(b) Spin: 2800 rpm @ 1100/s, 30s; 6000 rpm @ 6000/s, 2s
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3.
4.
5.
6.

Soft bake - hotplate, 70◦ C, 1 min; 100◦ C, 1 min; 120◦ C, 30 s (separate hotplates)
Relax - sit at room temperature, 5 min
Flood expose - 5 s (south aligner - constant intensity), 10 mW/cm2
Develop
(a) Immerse in 400K 1:4 developer and agitate, 2-3 min
(b) Rinse with DI water, nitrogen dry

7. Descum - PE2, 30 s, 50 W, 100 sccm O2
8. E-beam deposition - approximately 70 nm Ni at 1 Å/s
9. Remove photoresist and liftoff Ni
(a) Acetone soak, 10 min
(b) Acetone soak with sonication, 2 min
(c) IPA rinse, nitrogen dry
10. Descum - PE2, 30 s, 50 W, 100 sccm O2

Table B.1: PECVD SiN and SiO2 deposition recipes for ARROW waveguide cladding layers.
Parameter
RF Power
Pressure
Gas 1
Gas 2
Rate
Conformality Ratio
Thickness Variation

B.4

PECVD1
SiN
70
1.000
NH3
9.1
SiH4 /He
192
14
1.21
3%

PECVD2
SiO2 -1
SiO2 -2
20
0.600
SiH4 /He
119
N2 O
34
45
1.69
2%

26
1.100
SiH4 /He
132
N2 O
29
35
1.41
7%

Units
(W)
(Torr)
(sccm)
(sccm)
(nm/min)
th /tv

Etching Recipes

Sacrificial core etching - used for removing reflowed photoresist and SU-8 sacrificial cores:
1. Mix piranha solution
(a) Mix in a Pyrex dish: 1:1 98% H2 SO4 : 50% H2 O2
(b) (add 30 mL of H2 SO4 to 30 mL of H2 O2 )
2.
3.
4.
5.
6.

Place wafer in Teflon etching boat (to prevent wafer from floating) and place into piranha solution
Cover dish with a lid (weighted lids slow evaporation) and place on hotplate
Heat piranha to 100-105◦ C (hotplate set at ∼130◦ C - adjust to maintain piranha temperature)
Change the piranha solution every 4-12 hours (more frequent acid changing will increase etching rate)
When sacrificial cores are completely removed
(a) Rinse with DI water, soak in DI water for 1 hour
(b) Repeat rinsing and soaking several times; leave wafer to soak in DI water overnight

7. Dry - remove from water and dry with nitrogen
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TC-1 cleaning recipe - used for removing fluorocarbon etch residue after SAP etching:
1.
2.
3.
4.
5.

Mix TC-1 solution - 1:1:10 TMAH:H2 O2 :H2 O (add 10 mL of H2 O2 to 50 mL of RS-6)
Heat - cover dish with a lid and preheat to 40◦ C (set the hotplate to 55◦ C)
Clean - place wafer in TC-1 for 10 min, stir when necessary to keep the wafer from floating
Rinse - DI water; soak in DI water, 2 min
Dry - remove from water and dry with nitrogen

Table B.2: ARROW SiO2 /SiN etch recipes for ridge and core expose etching.
Recipe

ICP
(W)

RIE
(W)

Pressure
(mTorr)

CF4
(sccm)

Anelva (SiO2 /SiN)
Trion (SiO2 /SiN)

550

300
75

100
12

25
50

Rate (nm/min)
SiO2
SiN
135
320

207
520

Table B.3: Pre-etched substrate etching for 5 µm silicon pedestals.
Profile

Recipe

(a) Anelva
(b) STS 1
(c) STS 2
(d) KOH

100 mT, 100 W, CF4 , O2
15 mT, 800 W, 5 W, C4 F8 , SF6
5 mT, 800 W, 1 W, C4 F8 , SF6
45% KOH, 50◦ C

Rate
(nm/min)

Variation
(%)

Undercut
(µm)

70
200
250
160

22
33
21
0.2

2.1
1.5
0.5
0.050

Table B.4: Plasma etching recipes for SAP ARROWs using the Trion ICP/RIE.
Recipe

ICP
(W)

RIE
(W)

Pressure
(mTorr)

SiO2 and SiN
Si Passivation - 20 s steps
Si Etch - 11 s steps
Isotropic Si Etch

350
550
550
0

70
0
60
200

18
120
35
150
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Flow (sccm)
CHF3 O2 SF6
125
75
30
0

9
0
0
0

0
0
20
52

Rate
(nm/s)
2.9
18.0
13.5

Appendix C
ARROW Fabrication Process Flow
In this Appendix, the general fabrication process flow for ARROW waveguide platforms is given for
three different waveguide structures. First, the fabrication steps for creating ARROWs on planar substrates is
given. The fabrication flow for these devices is the same for the standard rectangular and for the arch-shaped
hollow cores, except for the sacrificial core material used. After this, the detailed steps for fabrication of
ARROWs on pre-etched silicon pedestals is given. This processing was used for the first pedestal ARROWs
and the SOC ARROWs. The final section contains a detailed description of the fabrication process for
ARROWs on self-aligned pedestals.

C.1

ARROWs on Planar Substrates

Most of the ARROWs fabricated to date have been on planar substrates. Optional steps for fabrication of these devices include growth of a thermal oxide layer, fabrication of integrated solid-core ridge
waveguides, and plasma etching to expose the sacrificial cores. Another optional step for integrated ARROW platforms is to cleave the wafer into individual pieces before shipping to UCSC. Straight waveguides
must be cleaved in order to expose and remove the sacrificial cores.
1. Scribe the back of a <100> wafer with the wafer identification number.
2. Remove native oxide with BOE for 1-5 min; rinse with DI water.
3. (Optional) Grow a thick layer of thermal SiO2 for improved electrical isolation. This layer can function as the first bottom cladding layer, but the thickness might need to be topped off by PECVD.
Calculate the thickness of this first cladding layer as an odd multiple of the minimum antiresonant
layer thickness for the design.
4. Bottom cladding layer deposition:
(a)
(b)
(c)
(d)
(e)

(f)
(g)
(h)
(i)

Season each PECVD chamber for the proper film type, using the current recipes.
Place a test wafer in the chamber, surrounded by spacer wafers to improve uniformity.
Deposit a test film (SiN: 70-80 nm or ∼5 min; SiO2 : 120-130 nm or ∼2.5 min).
Measure the test film thickness and index using the ellipsometer. Calculate the deposition rate,
assuming it is constant during the test film growth.
For SiN, adjust the refractive index, if needed, by changing the NH3 flow rate (MFC 1). Increasing the NH3 flow rate will reduce the refractive index of the deposited film. If necessary,
repeat steps (b)-(d) until the test film index is within ±0.02 of the target index.
Place the process wafer in the PECVD, taking care to center it on the hotplate.
Deposit the design film thickness using the measured deposition rate from the test wafer.
Remove the wafer from the chamber and clean the surface thoroughly by rubbing with a cottontipped swab under DI water.
Repeat steps (b)-(h) for each bottom cladding layer.

5. Deposit and define the sacrificial core using the proper recipes for SU-8 or photoresist cores.
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6. Deposit the top cladding layers around the sacrificial core using the process in step 4 above, but do
not clean the wafer with swabbing between layers. Instead, blow off the wafer with nitrogen between
each layer deposition.
7. (Optional for straight waveguides) Solid-core waveguide formation:
(a) Pattern SU-8 using the ridge etch mask recipe. Ensure that the SU-8 is at least 5 µm taller than
the sacrificial core.
(b) Etch the ridge using either the Anelva RIE or Trion ICP/RIE etch recipe. Etch depth should be
indicated by the design - usually it is half the thickness of the thick SiO2 cladding layer.
(c) Remove the SU-8 mask using Nanostrip or piranha for 30 min, then rinse with DI water.
8. (For platforms) Core expose plasma etch:
(a) Pattern AZP4620 using the core expose etch mask recipe. Ensure that the etch mask is at least
15 µm taller than the sacrificial core.
(b) Etch to expose the core using either the Anelva RIE or Trion ICP/RIE etch recipe. Etching time
needs to be sufficient to etch through the entire thickness of top cladding layers.
(c) Remove the etch mask using Nanostrip or piranha for 30 min, then rinse with DI water.
(d) Inspect to ensure that the sacrificial cores have been exposed and have begun etching. If not,
repeat steps (a)-(c).
9. (For straight waveguides) Cleave up straight waveguides to expose the cores:
(a) Carefully cleave the wafer into pieces no more than 1 cm wide.
(b) Carefully cleave off the ends of the straight waveguides.
(c) Place the wafer pieces into a Teflon etch boat to prepare for sacrificial core removal.
10. Sacrificial core removal:
(a) Place the wafer or etch boat with wafer pieces into a glass dish with 1:1 piranha (98% H2 SO4 ,
50% H2 O2 ).
(b) Cover the dish with a glass lid. Weight the lid down to decrease evaporation loss.
(c) Place the dish on a hotplate that is set to 130◦ C. Adjust temperature, if needed, so that the
piranha temperature is constant at 100-105◦ C.
(d) Change the piranha mixture at least every 12 hours. Faster etching will occur if the acid is
changed at least every 4 hours.
11. Rinse off the acid:
(a) Remove the wafer or etch boat from the acid. Rinse gently under DI water, then place into a
dish of water to soak.
(b) Replace the water after 30 minutes and again after 4 hours. Leave the devices to soak in fresh
water for at least 12 hours.
12. Dry off the devices:
(a) Remove the wafer or etch boat from the water. Carefully remove small pieces from the etch
boat and lay them flat on a cleanroom towel.
(b) Inspect the devices with the optical microscope for obvious breaks.
13. (Optional) Cleave up the devices and package them for shipping to UCSC. Complete wafers can be
packaged in the clam shell cases. Smaller pieces should be carefully mounted in a Gel-Pak.
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C.2

ARROWs on Pre-Etched Pedestals

Fabrication of ARROWs on pre-etched silicon pedestals requires slight modification of the standard
process. Besides etching the pedestal, the spin speeds for the photolithography steps have to be adjusted.
Optional steps for fabrication of these devices include fabrication of integrated solid-core ridge waveguides
and plasma etching to expose the sacrificial cores.
1. Scribe the back of a <100> wafer with the wafer identification number.
2. Remove native oxide with BOE for 1-5 min; rinse with DI water.
3. Pedestal etching:
(a) Dry etched pedestals:
i. Deposit and pattern 5µm-thick SU-8 for the etch mask.
ii. Etch the silicon pedestals in the Anelva RIE for the appropriate time.
iii. Remove the SU-8 etch mask in Nanostrip for 30 min.
iv. Dip the wafer in BOE to remove any oxide from the exposed silicon. Rinse with DI water.
(b) Wet-etched pedestals:
i. Grow 200 nm of thermal SiO2 on the wafer.
ii. Deposit and pattern 4-5µm-thick SU-8 for the etch mask.
iii. Etch the pattern into the SiO2 using the Anelva RIE.
iv. Remove the SU-8 etch mask in Nanostrip for 30 min.
v. Briefly dip the wafer in BOE to remove any oxide from the exposed silicon. Rinse with
DI water.
vi. Etch the silicon pedestal using 40% KOH in the Modutek Hot Bath at 50◦ C.
vii. Remove from KOH; rinse with DI water. Measure the etched height with the profilometer.
If necessary, replace in KOH to etch farther.
viii. Remove the SiO2 etch mask using BOE for 5 min. Rinse with DI water.
4. Bottom cladding layer deposition:
(a)
(b)
(c)
(d)
(e)

(f)
(g)
(h)
(i)

Season each PECVD chamber for the proper film type, using the current recipes.
Place a test wafer in the chamber, surrounded by spacer wafers to improve uniformity.
Deposit a test film (SiN: 70-80 nm or ∼5 min; SiO2 : 120-130 nm or ∼2.5 min).
Measure the test film thickness and index using the ellipsometer. Calculate the deposition rate,
assuming it is constant during the test film growth.
For SiN, adjust the refractive index, if needed, by changing the NH3 flow rate (MFC 1). Increasing the NH3 flow rate will reduce the refractive index of the deposited film. If necessary,
repeat steps (b)-(d) until the test film index is within ±0.02 of the target index.
Place the process wafer in the PECVD, taking care to center it on the hotplate.
Deposit the design film thickness using the measured deposition rate from the test wafer.
Remove the wafer from the chamber and clean the surface thoroughly by rubbing with a cottontipped swab under DI water.
Repeat steps (b)-(h) for each bottom cladding layer.

5. Deposit and define the sacrificial core using the proper recipes for SU-8. The target thickness needs
to be adjusted to account for the height of the pedestals.
6. Deposit the top cladding layers around the sacrificial core using the process in step 4 above, but do
not clean the wafer with swabbing between layers. Instead, blow off the wafer with nitrogen between
each layer deposition.
7. (Optional for straight waveguides) Solid-core waveguide formation:
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(a) Pattern SU-8 using the ridge etch mask recipe. Ensure that the SU-8 is at least 5 µm taller than
the sacrificial core.
(b) Etch the ridge using either the Anelva RIE or Trion ICP/RIE etch recipe. Etch depth should be
indicated by the design - usually it is half the thickness of the thick SiO2 cladding layer.
(c) Remove the SU-8 mask using Nanostrip or piranha for 30 min, then rinse with DI water.
8. (For platforms) Core expose plasma etch:
(a) Pattern AZP4620 using the core expose etch mask recipe. Ensure that the etch mask is at least
15 µm taller than the sacrificial core.
(b) Etch to expose the core using either the Anelva RIE or Trion ICP/RIE etch recipe. Etching time
needs to be sufficient to etch through the entire thickness of top cladding layers.
(c) Remove the etch mask using Nanostrip or piranha for 30 min, then rinse with DI water.
(d) Inspect to ensure that the sacrificial cores have been exposed and have begun etching. If not,
repeat steps (a)-(c).
9. (For straight waveguides) Cleave up straight waveguides to expose the cores:
(a) Carefully cleave the wafer into pieces no more than 1 cm wide.
(b) Carefully cleave off the ends of the straight waveguides.
(c) Place the wafer pieces into a Teflon etch boat to prepare for sacrificial core removal.
10. Sacrificial core removal:
(a) Place the wafer or etch boat with wafer pieces into a glass dish with 1:1 piranha (98% H2 SO4 ,
50% H2 O2 ).
(b) Cover the dish with a glass lid. Weight the lid down to decrease evaporation loss.
(c) Place the dish on a hotplate that is set to 130◦ C. Adjust temperature, if needed, so that the
piranha temperature is constant at 100-105◦ C.
(d) Change the piranha mixture at least every 12 hours. Faster etching will occur if the acid is
changed at least every 4 hours.
11. Rinse off the acid:
(a) Remove the wafer or etch boat from the acid. Rinse gently under DI water, then place into a
dish of water to soak.
(b) Replace the water after 30 minutes and again after 4 hours. Leave the devices to soak in fresh
water for at least 12 hours.
12. Dry off the devices:
(a) Remove the wafer or etch boat from the water. Carefully remove small pieces from the etch
boat and lay them flat on a cleanroom towel.
(b) Inspect the devices with the optical microscope for obvious breaks.
13. (Optional) Cleave up the devices and package them for shipping to UCSC. Complete wafers can be
packaged in the clam shell cases. Smaller pieces should be carefully mounted in a Gel-Pak.
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C.3

ARROWs on Self-Aligned Pedestals

Creating ARROWs on self-aligned pedestals requires several more fabrication steps than the previous processes. Optional steps for fabrication of these devices include growth of a thermal oxide layer,
fabrication of integrated solid-core ridge waveguides, and plasma etching to expose the sacrificial cores.
1. Scribe the back of a <100> wafer with the wafer identification number.
2. Remove native oxide with BOE for 1-5 min; rinse with DI water.
3. (Optional) Grow a thick layer of thermal SiO2 for improved electrical isolation. This layer can function as the first bottom cladding layer, but the thickness might need to be topped off by PECVD.
Calculate the thickness of this first cladding layer as an odd multiple of the minimum antiresonant
layer thickness for the design.
4. Bottom cladding layer deposition:
(a)
(b)
(c)
(d)
(e)

(f)
(g)
(h)
(i)

Season each PECVD chamber for the proper film type, using the current recipes.
Place a test wafer in the chamber, surrounded by spacer wafers to improve uniformity.
Deposit a test film (SiN: 70-80 nm or ∼5 min; SiO2 : 120-130 nm or ∼2.5 min).
Measure the test film thickness and index using the ellipsometer. Calculate the deposition rate,
assuming it is constant during the test film growth.
For SiN, adjust the refractive index, if needed, by changing the NH3 flow rate (MFC 1). Increasing the NH3 flow rate will reduce the refractive index of the deposited film. If necessary,
repeat steps (b)-(d) until the test film index is within ±0.02 of the target index.
Place the process wafer in the PECVD, taking care to center it on the hotplate.
Deposit the design film thickness using the measured deposition rate from the test wafer.
Remove the wafer from the chamber and clean the surface thoroughly by rubbing with a cottontipped swab under DI water.
Repeat steps (b)-(h) for each bottom cladding layer.

5. Deposit and define the sacrificial core using the proper recipes for SU-8. The target thickness needs
to be adjusted to account for the height of the pedestals.
6. Deposit Ni on top of the core for protection during etching.
7. (For platforms) Deposit SPR220 over the ridge areas of the devices if ridges will be etched later.
8. Self-aligned pedestal etching:
(a)
(b)
(c)
(d)
(e)
(f)
(g)

(h)
(i)
(j)
(k)

Prepare the etching chamber in the Trion ICP/RIE by plasma cleaning.
Etch through the bottom SiN/SiO2 cladding layers using the Trion ICP/RIE.
Clean the wafer with TC-1 for 10 min to remove the fluorocarbon polymer etch residue.
Clean the etching chamber.
Etch the silicon portion of the pedestals using the Bosch process in the Trion ICP/RIE.
Remove the etch grass with the isotropic silicon etch process in the Trion ICP/RIE for 1 min.
Remove the SPR220 photoresist mask:
i. Soak in acetone for 10 min.
ii. Soak in fresh acetone and sonicate for up to 2 min, if needed.
iii. Rinse with IPA; dry with nitrogen.
Clean the wafer with TC-1 for 10 min to remove the fluorocarbon polymer etch residue.
Place the wafer in nickel etchant for 10 min to remove the Ni from the tops of the cores. Rinse
with DI water.
Clean the wafer with TC-1 for 10 min to remove any remaining etch residue.
Descum for 1 min at 50 W in the PE2.
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9. Deposit the top cladding layers around the sacrificial core using the process in step 4 above, but do
not clean the wafer with swabbing between layers. Instead, blow off the wafer with nitrogen between
each layer deposition.
10. (Optional for straight waveguides) Solid-core waveguide formation:
(a) Pattern SU-8 using the ridge etch mask recipe. Ensure that the SU-8 is at least 5 µm taller than
the sacrificial core.
(b) Etch the ridge using either the Anelva RIE or Trion ICP/RIE etch recipe. Etch depth should be
indicated by the design - usually it is half the thickness of the thick SiO2 cladding layer.
(c) Remove the SU-8 mask using Nanostrip or piranha for 30 min, then rinse with DI water.
11. (For platforms) Core expose plasma etch:
(a) Pattern AZP4620 using the core expose etch mask recipe. Ensure that the etch mask is at least
15 µm taller than the sacrificial core.
(b) Etch to expose the core using either the Anelva RIE or Trion ICP/RIE etch recipe. Etching time
needs to be sufficient to etch through the entire thickness of top cladding layers.
(c) Remove the etch mask using Nanostrip or piranha for 30 min, then rinse with DI water.
(d) Inspect to ensure that the sacrificial cores have been exposed and have begun etching. If not,
repeat steps (a)-(c).
12. (For straight waveguides) Cleave up straight waveguides to expose the cores:
(a) Carefully cleave the wafer into pieces no more than 1 cm wide.
(b) Carefully cleave off the ends of the straight waveguides.
(c) Place the wafer pieces into a Teflon etch boat to prepare for sacrificial core removal.
13. Sacrificial core removal:
(a) Place the wafer or etch boat with wafer pieces into a glass dish with 1:1 piranha (98% H2 SO4 ,
50% H2 O2 ).
(b) Cover the dish with a glass lid. Weight the lid down to decrease evaporation loss.
(c) Place the dish on a hotplate that is set to 130◦ C. Adjust temperature, if needed, so that the
piranha temperature is constant at 100-105◦ C.
(d) Change the piranha mixture at least every 12 hours. Faster etching will occur if the acid is
changed at least every 4 hours.
14. Rinse off the acid:
(a) Remove the wafer or etch boat from the acid. Rinse gently under DI water, then place into a
dish of water to soak.
(b) Replace the water after 30 minutes and again after 4 hours. Leave the devices to soak in fresh
water for at least 12 hours.
15. Dry off the devices:
(a) Remove the wafer or etch boat from the water. Carefully remove small pieces from the etch
boat and lay them flat on a cleanroom towel.
(b) Inspect the devices with the optical microscope for obvious breaks.
16. (Optional) Cleave up the devices and package them for shipping to UCSC. Complete wafers can be
packaged in the clam shell cases. Smaller pieces should be carefully mounted in a Gel-Pak.
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Appendix D
ARROW Waveguide Designs
The dielectric layer structures for the ARROW waveguides discussed throughout this dissertation
are presented here. Most of the layer designs call for cladding layer thicknesses that differ from the minimum
antiresonant thickness given by Equation (2.11) because of other design considerations. Some of these
considerations include accounting for the conformality ratio of deposited films and optimization of the
structure for low-loss operation at a single wavelength or a range of wavelengths. Other considerations were
taken into account for ARROWs designed for integrated ARROW platforms to maximize optical throughput
or rejection of the excitation wavelength. All of these layer designs and optimizations were performed by
the Applied Optics group at UCSC.

D.1

Liquid-Core ARROW Designs

Table D.1: Layer structure for liquid-core standard ARROWs with high-index SiN (early design).
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Oxide Index:

Layer
633-785 nm
Ethylene Glycol
Rectangular
2.10
1.46
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Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
1920
120
320
120
320
120
3500
120
320
120
320
120
320
-

Table D.2: Layer structure for liquid-core arched-core ARROWs with high-index SiN (early design).
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Oxide Index:

Layer
633-785 nm
Ethylene Glycol
Arched
2.10
1.46

Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
1920
120
320
120
320
120
4000
120
320
120
320
120
320
-

Table D.3: Layer structure for liquid-core standard ARROW platforms with low-index SiN.
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Nitride Conformality:
Oxide Index:
Oxide Conformality:

Layer
650 nm
Ethylene Glycol
Arched
2.05
1.20
1.46
1.41

194

Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
3016
128
300
146
286
132
5000
100
268
100
268
100
268
-

Table D.4: Layer structure for liquid-core SOC ARROW platforms and high-index SiN.
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Oxide Index:

Layer
633-690 nm
Water
Rectangular
2.10
1.46

Oxide 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
5000
5000
100
268
100
268
100
268
5 µm pedestal

Table D.5: Layer structure for liquid-core SOC ARROW platforms and low-index SiN.
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Oxide Index:

Layer
633-690 nm
Water
Rectangular
2.05
1.46

Oxide 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
5000
5000
101
261
101
261
101
261
5 µm pedestal

Table D.6: Layer structure for liquid-core SOC ARROW platforms with low photoluminescence.
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Oxide Index:

Layer
633-690 nm
Water
Rectangular
2.05
1.46

Oxide 2
Core
Nitride 1
Oxide 1
Substrate
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Thickness
(nm)
5000
5000
101
261
5 µm pedestal

D.2

Air-Core ARROW Designs

Table D.7: Layer structure for air-core standard ARROWs with conformality ratios (early design).
Parameters

Layer

Wavelength:
Core:
Core Geometry:
Nitride Index:
Nitride Conformality:
Oxide Index:
Oxide Conformality:

785 nm
Air
Rectangular
2.05
1.45
1.46
1.45

Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness (nm)
2576
134
232
134
232
134
3500
106
184
106
184
106
184
-

Table D.8: Layer structure for air-core ARROWs on pre-etched substrate pedestals.
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Oxide Index:

Layer
785 nm
Air
Rectangular
2.05
1.46

Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate
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Thickness (nm)
4400
106
184
106
184
106
5800
106
184
106
184
106
184
6 µm pedestal

Table D.9: Layer structure for straight, air-core SAP ARROWs (Generation 1).
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Nitride Conformality:
Oxide Index:
Oxide Conformality:

Layer
780 nm, 795 nm
Air
Rectangular
2.05
1.25
1.46
1.58 (thin); 1.63 (thick)

Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
4030
77
127
77
127
77
5000
110
184
110
184
110
920
6 µm pedestal

Table D.10: Layer structure for straight, air-core SAP ARROWs (Generations 2-3).
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Nitride Conformality:
Oxide Index:
Oxide Conformality:

Layer
780 nm, 795 nm
Air
Rectangular
2.05
1.25
1.46
1.58 (thin); 1.63 (thick)
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Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
4010
234
284
94
324
61
5800
90
190
100
165
110
150
6 µm pedestal

Table D.11: Layer structure for air-core SAP ARROW platforms.
Parameters
Wavelength:
Core:
Core Geometry:
Nitride Index:
Nitride Conformality:
Oxide Index:
Oxide Conformality:

Layer
780 nm, 795 nm
Air
Rectangular
2.05
1.25
1.46
1.58 (thin); 1.63 (thick)
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Oxide 6
Nitride 6
Oxide 5
Nitride 5
Oxide 4
Nitride 4
Core
Nitride 3
Oxide 3
Nitride 2
Oxide 2
Nitride 1
Oxide 1
Substrate

Thickness
(nm)
4020
85
143
85
143
550
5000
110
184
110
184
110
920
6 µm pedestal

Appendix E
Simulation Code
This appendix includes MATLAB code used to produce the simulation data used in Chapter 2. The
first section contains two sets of code used in the MATLAB numerical simulations. The first listing of code
(lossplotter.m) was written by me in order to produce the desired plots for different ARROW designs. The
second listing of code (loss.m) contains code originally written by Dr. Dongliang Yin [138] to simulate
losses for the ARROW structure based on the combination of two 1D problems [48]. The original code was
then modified by Brian Phillips and later by me, as it appears here. The second section contains MATLAB
code (drawARROWprofile.m) written by me to create index profiles of the various ARROW structures and
outputs files that BeamPROP requires. This code was used for the rigorous BeamPROP simulation results
included in Chapter 2.

E.1

MATLAB Simulations
Listing E.1: Script to Plot Losses (lossplotter.m)
% This script sets up and runs the loss program (loss.m) for calculating the loss
% of rectangular ARROWs
close all ;
clear all ;
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% −−−−−−− Set this option for differenct calculations and plots −−−−−−−− %
% 1 − single wavelength loss only
% 2 − spectral loss
% 3 − transmission plot for spectrum
% 4 − single wavelength loss for different core widths
% 5 − single wavelength loss for different core heights
% 6 − single wavelength loss for different core widths and heights
% 7 − single wavelength loss for different numbers of cladding layer pairs
% 8 − spectral loss for layer thickness deviation
calc = 3;
% −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−%
% set up wavelength range
lambda_min = 400 ;
lambda_max = 1000 ;
lambda = lambda_min :1: lambda_max ;
lambda_1 = 690 ;
%Indices of Materials
n_sub
= 3.85;
n_core = 1.33;
n_lo
= 1.46;
n_hi
= 2.05;
% set up core sizes
core_y = 5000;
core_y_r = 1 50 0: 2 00 :1 00 0 0;
core_x = 12000;
core_x_r = 5 00 0: 5 00 :2 00 0 0;
wg_length = 0.1 ;
% set up layer thicknesses
t1 = 110;

%
%
%
%

min wavelength (nm)
max wavelength (nm)
wavelength range (nm)
specific wavelength (nm)

%
%
%
%

substrate
core
low−index layer
high−index layer

%
%
%
%
%

height of the core (nm)
core height range (nm)
width of the core (nm)
core width range (nm)
(cm) propagation length for Transmission

% nearest the core
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t2 = 284;
t2_thick = 3124;
% thickness of last oxide layer
% for oxide terminal layer on the sides
n1m = [ n_hi n_lo n_hi n_lo n_hi n_lo ];% index profile from core to outermost layer
d1m = [ t1 t2 t1 t2 t1 ];
% side layer thicknesses
n2m = n1m ;
% make the waveguide symmetric
d2m = d1m ;
% make the waveguide symmetric
% Set up top and bottom layers
n1t = [ n_hi n_lo n_hi n_lo n_hi n_lo 1];
% Top layer index profile
d1t = [ t1 t2 t1 t2 t1 t2_thick ];
% Top layer thicknesses
n2t = [ n_hi n_lo n_hi n_lo n_hi n_lo n_sub ];% Bottom layer index profile
d2t = [ t1 t2 t1 t2 t1 t2 ];
% Bottom layer thicknesses
% −−−−−−−−−−−−−−−−−−−−−−−− Different Cases Below −−−−−−−−−−−−−−−−−−−−−−−−%
% use this for loss at a single wavelength (lambda_1) only
i f calc == 1
alpha = l o s s ( lambda_1 , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t )
end
i f calc == 2 % use this for spectral loss
alpha = l o s s ( lambda , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
% plot loss values in 1/cm for entire spectrum
s e m i l o g y ( lambda , alpha );
x l a b e l ( ’ Wavelength ( nm ) ’ );
y l a b e l ([ ’ Loss ( cm ^{ -1}) ’ ]);
% display loss value at lambda_1
index = round (( lambda_1 - lambda_min ) + 1);
lambda ( index )
% display the wavelength
alpha ( index )
% display the loss value
end
i f calc == 3 % use this for spectral transmission plot
alpha = l o s s ( lambda , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
E = e x p ( - alpha * wg_length );
p l o t ( lambda , E *100 ); x l a b e l ( ’ Wavelength ( nm ) ’ ); y l a b e l ([ ’ Transmission (%) ’ ]);
end
i f calc == 4 % use this to plot loss for one wavelength at different core widths
alpha_width = [];
% iterate over core width
f o r i = 1: numel ( core_x_r )
alpha_width ( i ) = l o s s ( lambda_1 , n_core , core_y , core_x_r ( i ) ...
,n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
end
p l o t ( core_x_r /1000 , alpha_width );
x l a b e l ( ’ Waveguide Core Width (\ mum ) ’ ); y l a b e l ([ ’ Loss ( cm ^{ -1}) ’ ]);
end
i f calc == 5 % use this to plot loss for one wavelength at different core heights
alpha_height = [];
% iterate over core height
f o r j = 1: numel ( core_y_r )
alpha_height ( j ) = l o s s ( lambda_1 , n_core , core_y_r ( j ) , core_x ...
,n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
end
p l o t ( core_y_r /1000 , alpha_height );
x l a b e l ( ’ Waveguide Core Height (\ mum ) ’ ); y l a b e l ([ ’ Loss ( cm ^{ -1}) ’ ]);
end
i f calc == 6 % use this to plot loss for one wavelength at different core sizes
alpha_wh = z e r o s ( numel ( core_x_r ) , numel ( core_y_r ) );
% iterate over core width by 500 nm steps
f o r i = 1: numel ( core_x_r )
% iterate over core height by 500 nm steps
f o r j = 1: numel ( core_y_r )
alpha_wh (i , j ) = l o s s ( lambda_1 , n_core , core_y_r ( j ) , core_x_r ( i ) , n1m ...
,d1m , n2m , d2m , n1t , d1t , n2t , d2t );
end
end
s u r f ( core_y_r /1000 , core_x_r /1000 , alpha_wh )
x l a b e l ( ’ Core Height (\ mum ) ’ ); y l a b e l ( ’ Core Width (\ mum ) ’ );
z l a b e l ([ ’ Loss ( cm ^{ -1}) ’ ]);
s h a d i n g interp ;
g r i d off ;
colorbar ;
end
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i f calc == 7 % use this for spectral loss for different numbers of cladding layers
alpha_1 = [];
alpha_2 = [];
alpha_3 = [];
alpha_6 = [];
% 1 set above and below the core
f o r i = 1: numel ( core_x_r ) % iterate over core width
alpha_1 ( i ) = l o s s ( lambda_1 , n_core , core_y , core_x_r ( i ) , n1m (1:3) , d1m (1:2) ...
, n1m (1:3) , d1m (1:2) , n1t (5:7) , d1t (5:6) , n2t (5:7) , d2t (5:6));
end
% 2 sets above and below the core
f o r i = 1: numel ( core_x_r ) % iterate over core width
alpha_2 ( i ) = l o s s ( lambda_1 , n_core , core_y , core_x_r ( i ) , n1m (1:5) , d1m (1:4) ...
, n1m (1:5) , d1m (1:4) , n1t (3:7) , d1t (3:6) , n2t (3:7) , d2t (3:6));
end
% 3 sets above and below the core
f o r i = 1: numel ( core_x_r ) % iterate over core width
alpha_3 ( i ) = l o s s ( lambda_1 , n_core , core_y , core_x_r ( i ) , n1m , d1m , n1m , d1m ...
,n1t , d1t , n2t , d2t );
end
% 6 sets above and below the core
n1mm = cat (2 , n1m , n1m );
d1mm = cat (2 , d1m , t2 , d1m );
n1tt = cat (2 , n1t (1:6) , n1t );
n2tt = cat (2 , n2t (1:6) , n2t );
d1tt = cat (2 , d1t (1:5) , t2 , d1t )
d2tt = cat (2 , d2t , d2t );
f o r i = 1: numel ( core_x_r ) % iterate over core width
alpha_6 ( i ) = l o s s ( lambda_1 , n_core , core_y , core_x_r ( i ) , n1mm , d1mm , n1mm ...
, d1mm , n1tt , d1tt , n2tt , d2tt );
end
% plot loss values in 1/cm for different widths
s e m i l o g y ( core_x_r /1000 , alpha_1 , core_x_r /1000 , alpha_2 , core_x_r /1000 ...
, alpha_3 , core_x_r /1000 , alpha_6 )
x l a b e l ( ’ Waveguide Width (\ mum ) ’ );
y l a b e l ([ ’ Loss ( cm ^{ -1}) ’ ]);
end
i f calc == 8 % use this for spectral transmission plot for layer thickness deviations
alpha = l o s s ( lambda , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
% for +10% inaccuracy on layers
t1_p10 = t1 *1.1;
t2_p10 = t2 *1.1;
d1m = [ t1_p10 t2_p10 t1_p10 t2_p10 t1_p10 ];
% side layer thicknesses
d2m = d1m ;
% make the waveguide symmetric
% Set up top and bottom layers
d1t = [ t1_p10 t2_p10 t1_p10 t2_p10 t1_p10 t2_thick ];
% Top layer thicknesses
d2t = [ t1_p10 t2_p10 t1_p10 t2_p10 t1_p10 t2_p10 ];
% Bottom layer thicknesses
alpha_p10 = l o s s ( lambda , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
% for −10% inaccuracy on layers
t1_m10 = t1 *0.9;
t2_m10 = t2 *0.9;
d1m = [ t1_m10 t2_m10 t1_m10 t2_m10 t1_m10 ];
% side layer thicknesses
d2m = d1m ;
% make the waveguide symmetric
% Set up top and bottom layers
d1t = [ t1_m10 t2_m10 t1_m10 t2_m10 t1_m10 t2_thick ];
% Top layer thicknesses
d2t = [ t1_m10 t2_m10 t1_m10 t2_m10 t1_m10 t2_m10 ];
% Bottom layer thicknesses
alpha_m10 = l o s s ( lambda , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t );
s e m i l o g y ( lambda , alpha , ’b - ’ , lambda , alpha_p10 , ’r : ’ , lambda , alpha_m10 , ’g - - ’)
x l a b e l ( ’ Wavelength ( nm ) ’ ); y l a b e l ([ ’ Loss ( cm ^{ -1}) ’ ]);
l e g e n d ( ’ Design ’ , ’ +10% ’ , ’ -10% ’)
end
% rest of plot stuff − shared in all but case 1
obs = g e t ( gca , ’ Children ’ ); s e t ( g c f , ’ color ’ , ’w ’ );
s e t ( gca , ’ FontSize ’ ,10); s e t ( gca , ’ FontName ’ , ’ Arial ’ );
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Listing E.2: Function to Calculate ARROW Losses (ARROWloss.m)
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% loss − compute loss coefficient
%
Adapted from code written by D. Yin and B. Phillips
%
loss accepts as inputs a spectrum, core index, and layer design vectors of tops,
%
bottoms, and side layers
%
loss returns as output a vector of loss coefficients at each
%
wavelength
f u n c t i o n [ alpha ] = l o s s ( lambda , n_core , core_y , core_x , n1m , d1m , n2m , d2m , n1t , d1t , n2t , d2t )
%preallocate some memory for speed purposes
alpham = z e r o s (1 , s i z e ( lambda ,2));
alphat = z e r o s (1 , s i z e ( lambda ,2));
alpha
= z e r o s (1 , s i z e ( lambda ,2));
f o r k =1: s i z e ( lambda ,2)
lamd
= lambda ( k );
k0
= 2* p i / lamd ;
% for p wave in lateral direction
alpha0m
= a c o s ( p i / k0 / n_core / core_x );

% prop angle for fund. mode

% calculate dynamical matrices, propagation matrices, and
% propagation angle for each layer from core to outermost layer
% First − stack of layers on one side
alpha1m (1) = a s i n ( n_core / n1m (1) * s i n ( alpha0m ) ); % Snell’s law
D1m (: ,: ,1) = [ c o s ( alpha1m (1)) c o s ( alpha1m (1)); n1m (1) - n1m (1)];
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f o r j =1: s i z e ( n1m ,2) -1
alpha1m ( j +1)
=
phase1m
=
P1m (: ,: , j )
=
D1m (: ,: , j +1)
=
end

a s i n ( n1m ( j ) / n1m ( j +1) * s i n ( alpha1m ( j )) );
k0 * n1m ( j ) * c o s ( alpha1m ( j )) * d1m ( j );
[ e x p ( i * phase1m ) 0; 0 e x p ( - i * phase1m )];
[ c o s ( alpha1m ( j +1)) c o s ( alpha1m ( j +1)); n1m ( j +1) - n1m ( j +1)];

% Second − repeat for stack of layers on other side
alpha2m (1) = a s i n ( n_core / n2m (1) * s i n ( alpha0m ) );
D2m (: ,: ,1) = [ c o s ( alpha2m (1)) c o s ( alpha2m (1)); n2m (1) - n2m (1)];
f o r j =1: s i z e ( n2m ,2) -1
alpha2m ( j +1)
=
phase2m
=
P2m (: ,: , j )
=
D2m (: ,: , j +1)
=
end
% Calculate
D0m
D1mtemp
D2mtemp
P1mtemp
P2mtemp
M1m
M2m

a s i n ( n2m ( j )/ n2m ( j +1) * s i n ( alpha2m ( j )) );
k0 * n2m ( j ) * c o s ( alpha2m ( j )) * d2m ( j );
[ e x p ( i * phase2m ) 0; 0 e x p ( - i * phase2m )];
[ c o s ( alpha2m ( j +1)) c o s ( alpha2m ( j +1)); n2m ( j +1) - n2m ( j +1)];

system interference matrices M1m and M2m
= [ c o s ( alpha0m ) c o s ( alpha0m ); n_core - n_core ];
= flipdim ( D1m ,3);
= flipdim ( D2m ,3);
= flipdim ( P1m ,3);
= flipdim ( P2m ,3);
= e y e (2);
= e y e (2);

f o r j =1: s i z e ( d1m ,2)
M1m
= P1mtemp (: ,: , j ) * i n v ( D1mtemp (: ,: , j +1)) * D1mtemp (: ,: , j ) * M1m ;
end
f o r j =1: s i z e ( d2m ,2)
M2m
= P2mtemp (: ,: , j ) * i n v ( D2mtemp (: ,: , j +1)) * D2mtemp (: ,: , j ) * M2m ;
end
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M1m
M2m
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= i n v ( D0m ) * D1m (: ,: ,1) * M1m ;
= i n v ( D0m ) * D2m (: ,: ,1) * M2m ;

% calcluate the reflection coefficient (r1m,r2m)
% and reflectivity (R1m, R2m) of each stack of side layers
r1m
= ( M1m (2 ,1) / M1m (1 ,1) );
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r2m
R1m
R2m

= ( M2m (2 ,1) / M2m (1 ,1) );
= a b s ( r1m )^2;
= a b s ( r2m )^2;
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% calculate loss coefficient in horizontal plane (1/cm)
alpham ( k )
= (2 - R1m - R2m ) / (2* t a n ( alpha0m ) * core_x ) * 10^4;

% repeat calculations for the vertical direction − now deal with s−polarized
% for s wave, in vertical direction
alpha0t
= a c o s ( p i / k0 / n_core / core_y );
alpha1t (1) = a s i n ( n_core / n1t (1) * s i n ( alpha0t ) ); % Snell’s law
D1t (: ,: ,1) = [1 1; n1t (1)* c o s ( alpha1t (1)) - n1t (1)* c o s ( alpha1t (1))];
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f o r j =1: s i z e ( n1t ,2) -1
alpha1t ( j +1) = a s i n ( n1t ( j ) / n1t ( j +1) * s i n ( alpha1t ( j )));
phase1t
= k0 * n1t ( j ) * c o s ( alpha1t ( j )) * d1t ( j );
P1t (: ,: , j )
= [ e x p ( i * phase1t ) 0; 0 e x p ( - i * phase1t )];
D1t (: ,: , j +1) = [1 1; n1t ( j +1)* c o s ( alpha1t ( j +1)) - n1t ( j +1)* c o s ( alpha1t ( j +1))];
end

85

alpha2t (1)
D2t (: ,: ,1)

= a s i n ( n_core / n2t (1) * s i n ( alpha0t ));
= [1 1; n2t (1)* c o s ( alpha2t (1)) - n2t (1)* c o s ( alpha2t (1))];
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f o r j =1: s i z e ( n2t ,2) -1
alpha2t ( j +1) = a s i n ( n2t ( j ) / n2t ( j +1) * s i n ( alpha2t ( j )));
phase2t
= k0 * n2t ( j ) * c o s ( alpha2t ( j )) * d2t ( j );
P2t (: ,: , j )
= [ e x p ( i * phase2t ) 0; 0 e x p ( - i * phase2t )];
D2t (: ,: , j +1) = [1 1; n2t ( j +1)* c o s ( alpha2t ( j +1)) - n2t ( j +1)* c o s ( alpha2t ( j +1))];
end
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% Calculate
D0t
D1ttemp
D2ttemp
P1ttemp
P2ttemp
M1t
M2t

100

105

system interference matrices M1t and M2t
= [1 1; n_core * c o s ( alpha0t ) - n_core * c o s ( alpha0t )];
= flipdim ( D1t ,3);
= flipdim ( D2t ,3);
= flipdim ( P1t ,3);
= flipdim ( P2t ,3);
= e y e (2);
= e y e (2);

f o r j =1: s i z e ( d1t ,2)
M1t
= P1ttemp (: ,: , j ) * i n v ( D1ttemp (: ,: , j +1)) * D1ttemp (: ,: , j ) * M1t ;
end
110

f o r j =1: s i z e ( d2t ,2)
M2t
= P2ttemp (: ,: , j ) * i n v ( D2ttemp (: ,: , j +1)) * D2ttemp (: ,: , j ) * M2t ;
end
M1t
M2t
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= i n v ( D0t ) * D1t (: ,: ,1) * M1t ;
= i n v ( D0t ) * D2t (: ,: ,1) * M2t ;

% calcluate the reflection coefficient (r1t,r2t)
% and reflectivity (R1t, R2t) of each stack of vertical layers
r1t
= ( M1t (2 ,1) / M1t (1 ,1));
r2t
= ( M2t (2 ,1) / M2t (1 ,1));
R1t
= a b s ( r1t )^2;
R2t
= a b s ( r2t )^2;
% calculate loss coefficient in vertical plane (1/cm)
alphat ( k )
= (2 - R1t - R2t ) / (2* t a n ( alpha0t )* core_y ) * 10^4;
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% calculate the combined loss for the fundamental mode
alpha ( k )
= 1000*( alphat ( k ) + alpham ( k ))/2; % scaling for lossplotter
130

end
end
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E.2

MATLAB Code for BeamPROP Simulations
Listing E.3: Script to Create Profile for BeamPROP Simulations (drawARROWprofile.m)
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%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
%
%
This program draws a hollow ARROW profile for the different designs.
%
%
Designs supported are rectangular ARROWs on planar substrates (regular ARROW), %
%
round−core ARROWs on planar substrates (round−core ARROW), rectangular
%
%
ARROWs on pre−etched substrates (old pedestal), rectangular self−aligned
%
%
pedestal ARROWs (SAP), and round core self−aligned pedestal ARROWs (round
%
%
core SAP)
%
%
%
%
The matrix is drawn to scale, and if the colormap is available, it draws
%
%
the layers with the colors used in most of BYU’s Visio drawings of ARROWs.
%
%
After the matrix is created, it is save as a file to be read by BeamPROP
%
%
for full 2D simulations.
%
%
%
%
Written by Evan Lunt, Fall 2009
%
%
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
clear all ; close all ; clc
mainpath =pwd;
%sets the location of this m−file
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lambda = 0.690;
l e n g t h = 500;

% freespace wavelength of light
%Length in Microns

% Running Options
P = 0;
output = 1;

%To Plot Images: P == 1
% To output to file output == 1

% To draw regular ARROW profile, profile == 1;
%
round core ARROW, profile == 2;
%
old pedestal, profile == 3;
%
SAP profile, profile == 4;
%
SAP profile, profile == 4.1; shallow pedestal (to match simulation drawings)
%
round core ARROW on SAP, profile == 5;
%
solid core ARROW on bottom layers, profile == 6;
%
SAP profile − with air cladding below core, profile == 7;
profile = 7;
%−−−−−−−−−−−−−−−−−−−−−−−−− Input paramters −−−−−−−−−−−−−−−−−−−−−−−−−−−−−− %
N = 10; % scaling (set to 100 to have one pixel for every nm
%− WARNING − this will be too big for Matlab to handle!)
% options for old pedestal design only
x_coreoffset = 10* N ; % horizontal core offset (not centered on pedestal
% − only for regular pedestal structure)
x _ p e d _ x t r a _ w i d th = 30* N ; % horizonatl extra width of pedestal
%(make it bigger than x_coreoffset for old pedestal structure)
% −−−−−− Matlab can only handle 70M (double) elements in a matrix −−−−−− %
X_dim = 36;
% width in Microns
Y_dim = 25;
% height in Microns
NN = X_dim *10* N ;
% Number of Pixels
MM = f l o o r ( NN * Y_dim / X_dim ); % Number of Pixels in Y
e p s = ones ( MM , NN , ’ single ’ ); % set up index profile matrix
%Indices of Materials
n_sub = 3.85; % substrate
n_core = 1.33;
n_lo = 1.465;
n_hi = 2.05;
n_air_clad = 1.00 ; % index of lower cladding region (for profile 7 only) water or air
% −−−− Design Setup −−−− %
air_clad = 50* N ;
sub = 50* N ;

% thickness of lower cladding region (profile 7 only)
% thickness of substrate to plot
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layers_bot = N *[3 1 3 1 3 1]; % Bottom layer thicknesses (any can be 0, not substrate)
n_bot = [ n_lo n_hi n_lo n_hi n_lo n_hi ]; % bottom layer indices
core_x = 120* N ;
core_y = 50* N ;
ridge_y = 5* N ;

% core width in nm
% core height in nm
% ridge waveguide height in nm (ridge width is equal to core width)

layers_top = N *[1 3 1 3 1 30]; % Top layer thicknesses [t1 t2 t3 t4 t5 t6]
%(set all but t6 to 0 for SOC structure)
n_top = [ n_hi n_lo n_hi n_lo n_hi n_lo ]; % top layer indices
75

ni_conf = 1;
ox_conf = 1;

% nitride conformality
% oxide conformality

%−−−−−−−−−−−−−−−−−−−−−−−−− END of Input paramters −−−−−−−−−−−−−−−−−−−−−−−−−−−−−− %
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% Calculate thickness of top layers on sides of core based on conformality
i f layers_top (1) > 0
layers_top_x (1) = round ( layers_top (1)/ ni_conf );
else
layers_top_x (1) = 0; end ;
i f layers_top (2) > 0
layers_top_x (2) = round ( layers_top (2)/ ox_conf );
else
layers_top_x (2) = 0; end ;
i f layers_top (3) > 0
layers_top_x (3) = round ( layers_top (3)/ ni_conf );
e l s e layers_top_x (3) = 0; end ;
i f layers_top (4) > 0
layers_top_x (4) = round ( layers_top (4)/ ox_conf );
e l s e layers_top_x (4) = 0; end ;
i f layers_top (5) > 0
layers_top_x (5) = round ( layers_top (5)/ ni_conf );
e l s e layers_top_x (5) = 0; end ;
i f layers_top (6) > 0
layers_top_x (6) = round ( layers_top (6)/ ox_conf );
e l s e layers_top_x (6) = 0; end ;
% −−−−− DO NOT CHANGE! −−−−− %
bot_tot = sum( layers_bot ) + sub ;
top_tot = sum( layers_top );

% total thickness of bottom layers
% total thickness of top layers

x_coreleft = NN /2 - core_x /2 + 1;
x_coreright = NN /2 + core_x /2;

% location of left edge of core (do not change)
% location of right edge of core (do not change)
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core_center_x = 0;
core_center_y = 0;
% −−−−−−−−−−− Set up bottom layers on a flat substrate −−−−−−−−−−−− %
i f profile == 1 | profile == 2
% set up bottom layers
e p s (1 : sub , 1 : NN ) = n_sub * ones ( sub , NN );
top = sub ;
f o r i = 1: numel ( layers_bot )
e p s ( top + 1 : top + layers_bot ( i ) , 1 : NN ) = n_bot ( i )* ones ( layers_bot ( i ) , NN );
top = top + layers_bot ( i );
end
% set up flat top layers
f o r i = 1: numel ( layers_top )
e p s ( top + 1 : top + layers_top ( i ) , 1 : NN ) = n_top ( i )* ones ( layers_top ( i ) , NN );
top = top + layers_top ( i );
end
end
% −−−−−−−− Set up core and top layers on a flat substrate − Regular ARROWs −−−−−−−−− %
i f profile == 1
profile_name = ’ regular ’;
% Set up core
e p s ( bot_tot + 1 : bot_tot + core_y , x_coreleft : x_coreright ) ...
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= n_core * ones ( core_y , core_x );
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
% Set up top layers around the core
y1 = bot_tot + 1 + layers_top (1);
y2 = bot_tot + core_y + layers_top (1);
x1 = NN /2 - core_x /2 + 1;
x2 = NN /2 + core_x /2;
layer_width = core_x ;
f o r i = 1: numel ( layers_top )
e p s ( y1 : y2 , x1 - layers_top_x ( i ) : x1 - 1) ...
= n_top ( i ) * ones ( core_y , layers_top_x ( i ));
e p s ( y1 : y2 , x2 + 1 : x2 + layers_top_x ( i )) ...
= n_top ( i ) * ones ( core_y , layers_top_x ( i ));
e p s ( y2 - layers_top ( i ) + 1 : y2 , x1 : x2 ) ...
= n_top ( i ) * ones ( layers_top ( i ) , layer_width );
i f i == numel ( layers_top )
break
else
layer_width = layer_width + 2* layers_top_x ( i );
y1 = y1 + layers_top ( i +1);
y2 = y2 + layers_top ( i +1);
x1 = x1 - layers_top_x ( i );
x2 = x2 + layers_top_x ( i );
end
end
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% −−−−−−−−−−− Set up bottom layers on top of a pedestal −−−−−−−−−−−− %
i f profile == 3 | profile == 4 | profile == 5
i f profile == 4 | profile == 5
x_pedleft = x_coreleft ;
x_pedright = x_coreright ;
else
x_pedleft = x_coreleft - x _ p e d _ x t r a _ wi d t h ;
x_pedright = x_coreright + x _ p e d _ x t r a _ w i d t h ;
end
x_pedwidth = x_pedright - x_pedleft + 1;
% set up bottom layers on top of a pedestal
e p s (1 : sub , x_pedleft : x_pedright ) = n_sub * ones ( sub , x_pedwidth );
top = sub ;
f o r i = 1: numel ( layers_bot )
e p s ( top + 1 : top + layers_bot ( i ) , x_pedleft : x_pedright ) ...
= n_bot ( i ) * ones ( layers_bot ( i ) , x_pedwidth );
top = top + layers_bot ( i );
end
end
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% −−−−−−−− Set up core and top layers on a self−aligned pedestal − SAP ARROWs −−−−−− %
i f profile == 4
profile_name = ’ SAP ’;
% set up core
e p s ( bot_tot + 1 : bot_tot + core_y , x_coreleft : x_coreright ) ...
= n_core * ones ( core_y , core_x );
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
% Set up layers around the core
y2 = bot_tot + core_y + layers_top (1);
x1 = NN /2 - core_x /2 + 1;
x2 = NN /2 + core_x /2;
layer_width = core_x ;
f o r i = 1: numel ( layers_top )
e p s (1 : y2 , x1 - layers_top_x ( i ) : x1 - 1) ...
= n_top ( i ) * ones ( y2 , layers_top_x ( i ));
e p s (1 : y2 , x2 + 1 : x2 + layers_top_x ( i )) ...
= n_top ( i ) * ones ( y2 , layers_top_x ( i ));
e p s ( y2 - layers_top ( i ) + 1 : y2 , x1 : x2 ) ...
= n_top ( i ) * ones ( layers_top ( i ) , layer_width );
i f i == numel ( layers_top )
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break
else
layer_width = layer_width + 2* layers_top_x ( i );
y2 = y2 + layers_top ( i +1);
x1 = x1 - layers_top_x ( i );
x2 = x2 + layers_top_x ( i );
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end
end
end
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% −−−−−−−−−−− Set up core and top layers on a SAP − no pedestal −−−−−−−−−−−− %
i f profile == 4.1
profile_name = ’ shortSAP ’;
% set up bottom layers
e p s (1 : sub , 1 : NN ) = n_sub * ones ( sub , NN );
top = sub ;
f o r i = 1: numel ( layers_bot )
e p s ( top + 1 : top + layers_bot ( i ) , 1 : NN ) = n_bot ( i )* ones ( layers_bot ( i ) , NN );
top = top + layers_bot ( i );
end
% set up core
e p s ( bot_tot + 1 : bot_tot + core_y , x_coreleft : x_coreright ) ...
= n_core * ones ( core_y , core_x );
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
% Set up layers around the core
y2 = bot_tot + core_y + layers_top (1);
x1 = NN /2 - core_x /2 + 1;
x2 = NN /2 + core_x /2;
layer_width = core_x ;
f o r i = 1: numel ( layers_top )
e p s ( bot_tot +1 : y2 , x1 - layers_top_x ( i ) : x1 - 1) ...
= n_top ( i ) * ones ( y2 - bot_tot , layers_top_x ( i ));
e p s ( bot_tot +1 : y2 , x2 + 1 : x2 + layers_top_x ( i )) ...
= n_top ( i ) * ones ( y2 - bot_tot , layers_top_x ( i ));
e p s ( y2 - layers_top ( i ) + 1 : y2 , x1 : x2 ) ...
= n_top ( i ) * ones ( layers_top ( i ) , layer_width );
i f i == numel ( layers_top )
break
else
layer_width = layer_width + 2* layers_top_x ( i );
y2 = y2 + layers_top ( i +1);
x1 = x1 - layers_top_x ( i );
x2 = x2 + layers_top_x ( i );
end
end
end
% −− Set up core and top layers on a pre−etched substrate − Old Pedestal ARROWs −− %
i f profile == 3
profile_name = ’ pedestal ’;
% set up top layers around pedestal
x1_1 = x_pedleft - 1;
x2_1 = x_pedright + 1;
x1 = x_pedleft - layers_top_x (1);
x2 = x_pedright + layers_top_x (1);
f o r i = 1: numel ( layers_top )
e p s ( top + 1 : top + layers_top ( i ) , x1 : x2 ) ...
= n_top ( i ) * ones ( layers_top ( i ) , x2 - x1 + 1);
e p s (1 : top , x1 : x1_1 ) = n_top ( i ) * ones ( top , layers_top_x ( i ));
e p s (1 : top , x2_1 : x2 ) = n_top ( i ) * ones ( top , layers_top_x ( i ));
i f i == numel ( layers_top )
break
else
top = top + layers_top ( i );
x1_1 = x1 - 1;
x2_1 = x2 + 1;
x1 = x1 - layers_top_x ( i +1);
x2 = x2 + layers_top_x ( i +1);
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end
end
x_coreleft = x_coreleft + x_coreoffset ;
x_coreright = x_coreright + x_coreoffset ;
% set up core
e p s ( bot_tot + 1 : bot_tot + core_y , x_coreleft : x_coreright ) ...
= n_core * ones ( core_y , core_x );
core_center_x = ( X_dim /2) * ( x_coreoffset / ( NN /2));
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
% Set up top layers around the core
y1 = bot_tot + 1 + layers_top (1);
y2 = bot_tot + core_y + layers_top (1);
x1 = x_coreleft ;
x2 = x_coreright ;
layer_width = core_x ;
f o r i = 1: numel ( layers_top )
e p s ( y1 : y2 , x1 - layers_top_x ( i ) : x1 - 1) ...
= n_top ( i ) * ones ( core_y , layers_top_x ( i ));
e p s ( y1 : y2 , x2 + 1 : x2 + layers_top_x ( i )) ...
= n_top ( i ) * ones ( core_y , layers_top_x ( i ));
e p s ( y2 - layers_top ( i ) + 1 : y2 , x1 : x2 ) ...
= n_top ( i ) * ones ( layers_top ( i ) , layer_width );
i f i == numel ( layers_top )
break
else
layer_width = layer_width + 2* layers_top_x ( i );
y1 = y1 + layers_top ( i +1);
y2 = y2 + layers_top ( i +1);
x1 = x1 - layers_top_x ( i );
x2 = x2 + layers_top_x ( i );
end
end
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% −−−−− Set up core and top layers on a flat substrate − Round−core ARROWs −−−−− %
i f profile == 2 % Bottom Layers and Flat Top layers set up above
profile_name = ’ round ’;
% Set up core − Slice of an ellipse
theta = l i n s p a c e (0 , p i , core_x *10);
x_scaling = core_x /(20* N );
% Custom core shape − slice of an ellipse
x_radius = 6.5; % half width in x − change this to alter the slope of the arch
%(5 or below is essentially half an ellipse)
y_radius = 25; % y_radius = half width in y
XX = - x_radius * c o s ( theta ); % points on the ellipse
YY = y_radius * s i n ( theta );
d i f f = a b s ( XX + x_scaling );
[v , left_index ] = min ( d i f f );
d i f f = a b s ( XX - x_scaling );
[v , right_index ] = min ( d i f f );
XX_trunc = XX ( left_index : right_index );
YY_trunc = YY ( left_index : right_index ) - YY ( left_index );
curre nt_laye rs = top_tot ;
layer_width = x_scaling + c urrent_ layers /(40* N );
layer_height = core_y + c urrent_l ayers ;
y1 = bot_tot + top_tot ;
top_flat = top_tot ;
f o r ii = numel ( layers_top ): -1:1
% Scale XX and YY to fit the layer
XX_trunc1 = XX_trunc / max( XX_trunc ) * layer_width ;
YY_trunc1 = YY_trunc / max( YY_trunc ) * layer_height ;
height = round ( YY_trunc1 ) - top_flat ;
position1 = l i n s p a c e ( - layer_width , layer_width , core_x +2+2* curr ent_laye rs );
f o r i = 1: core_x +2+2* cu rrent_la yers
d i f f = a b s ( XX_trunc1 - position1 ( i ));
[ val , index ] = min ( d i f f );
e p s ( y1 + 1 : y1 + height ( index ) , x_coreleft + i -2 - curre nt_layer s ) ...
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= n_top ( ii ) * ones ( height ( index ) ,1);
top = bot_tot + height ( index );
end
% adjust values for next layer
top_flat = top_flat - layers_top ( ii );
y1 = y1 - layers_top ( ii );
curre nt_laye rs = cur rent_la yers - layers_top ( ii );
layer_width = layer_width - layers_top ( ii )/(40* N );
layer_height = layer_height - layers_top ( ii );
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end
% Scale XX and YY to fit the given core dimentions
XX_trunc = XX_trunc / max( XX_trunc ) * x_scaling ;
YY_trunc = YY_trunc / max( YY_trunc ) * core_y ;
core_height1 = round ( YY_trunc );
position = l i n s p a c e ( - x_scaling , x_scaling , core_x +2);
% Draw the core
f o r i =1: core_x +2
d i f f = a b s ( XX_trunc - position ( i ));
[ val , index ] = min ( d i f f );
e p s ( bot_tot + 1 : bot_tot + core_height1 ( index ) , x_coreleft + i -2) ...
= n_core * ones ( core_height1 ( index ) ,1);
top = bot_tot + core_height1 ( index );
end
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
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% −−−−−−−− Set up core and top layers on a SAP − Round−core SAP ARROWs −−−−−−−−− %
i f profile == 5 % Bottom Layers and Flat Top layers set up above
profile_name = ’ roundSAP ’;
% set up top layers around pedestal
x1_1 = x_pedleft - 1;
x2_1 = x_pedright + 1;
x1 = x_pedleft - layers_top_x (1);
x2 = x_pedright + layers_top_x (1);
top = bot_tot ;
f o r i = 1: numel ( layers_top )
e p s (1 : top , x1 : x1_1 ) = n_top ( i ) * ones ( top , layers_top_x ( i ));
e p s (1 : top , x2_1 : x2 ) = n_top ( i ) * ones ( top , layers_top_x ( i ));
i f i == numel ( layers_top )
break
else
x1_1 = x1 - 1;
x2_1 = x2 + 1;
x1 = x1 - layers_top_x ( i +1);
x2 = x2 + layers_top_x ( i +1);
end
end
% Set up core − Slice of an ellipse
theta = l i n s p a c e (0 , p i , core_x *10);
x_scaling = core_x /(20* N );
% Custom core shape − slice of an ellipse
x_radius = 6.5; % half width in x − change this to alter the slope of the arch
% (5 or below is essentially half an ellipse)
y_radius = 25; % y_radius = half width in y
XX = - x_radius * c o s ( theta ); % points on the ellipse
YY = y_radius * s i n ( theta );
d i f f = a b s ( XX + x_scaling );
[v , left_index ] = min ( d i f f );
d i f f = a b s ( XX - x_scaling );
[v , right_index ] = min ( d i f f );
XX_trunc = XX ( left_index : right_index );
YY_trunc = YY ( left_index : right_index ) - YY ( left_index );
curre nt_laye rs = top_tot ;
layer_width = x_scaling + c urrent_ layers /(40* N );
layer_height = core_y + c urrent_l ayers ;
f o r ii = numel ( layers_top ): -1:1
% Scale XX and YY to fit the layer
XX_trunc1 = XX_trunc / max( XX_trunc ) * layer_width ;
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YY_trunc1 = YY_trunc / max( YY_trunc ) * layer_height ;
height = round ( YY_trunc1 );
position1 = l i n s p a c e ( - layer_width , layer_width , core_x +2+2* curr ent_laye rs );
f o r i = 1: core_x +2+2* cu rrent_la yers
d i f f = a b s ( XX_trunc1 - position1 ( i ));
[ val , index ] = min ( d i f f );
e p s ( bot_tot +1 : bot_tot + height ( index ) , x_coreleft +i -2 - curre nt_layer s ) ...
= n_top ( ii ) * ones ( height ( index ) ,1);
top = bot_tot + height ( index );
end
% adjust values for next layer
curr ent_laye rs = cur rent_la yers - layers_top ( ii );
layer_width = layer_width - layers_top ( ii )/(40* N );
layer_height = layer_height - layers_top ( ii );

405

410

415

end
% Scale XX and YY to fit the given core dimentions
XX_trunc1 = XX_trunc / max( XX_trunc ) * x_scaling ;
YY_trunc1 = YY_trunc / max( YY_trunc ) * core_y ;
core_height1 = round ( YY_trunc1 );
position = l i n s p a c e ( - x_scaling , x_scaling , core_x +2);
% Draw the core
f o r i =1: core_x +2
d i f f = a b s ( XX_trunc1 - position ( i ));
[ val , index ] = min ( d i f f );
e p s ( bot_tot + 1 : bot_tot + core_height1 ( index ) , x_coreleft + i - 2) ...
= n_core * ones ( core_height1 ( index ) ,1);
top = bot_tot + core_height1 ( index );
end
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
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% −−−−−−−−−−− Set up layers on a flat substrate − Solid−core ARROWs −−−−−−−−−−−− %
i f profile == 6
profile_name = ’ ridge ’;
% set up bottom layers
e p s (1 : sub , 1 : NN ) = n_sub * ones ( sub , NN );
top = sub ;
f o r i = 1: numel ( layers_bot )
e p s ( top + 1 : top + layers_bot ( i ) , 1 : NN ) = n_bot ( i )* ones ( layers_bot ( i ) , NN );
top = top + layers_bot ( i );
end
% set up flat top layers
f o r i = 1: numel ( layers_top ) -1
e p s ( top + 1 : top + layers_top ( i ) , 1 : NN ) = n_top ( i )* ones ( layers_top ( i ) , NN );
top = top + layers_top ( i );
end
e p s ( top + 1 : top + layers_top (6) - ridge_y , 1 : NN ) ...
= n_top (6) * ones ( layers_top (6) - ridge_y , NN );
top = top + layers_top (6) - ridge_y ;
% set up ridge waveguide
e p s ( top + 1 : top + ridge_y , x_coreleft : x_coreright ) ...
= n_top (6) * ones ( ridge_y , core_x );
core_center_y = (1 - ( bot_tot + 1 + layers_top (6)/2) / ( MM /2)) * ( - Y_dim /2);
end
i f profile == 7
profile_name = ’ air_clad ’;
% −−−−−−−−−−− Set up flat top layers on a flat substrate −−−−−−−−−−−− %
e p s (1 : sub , 1 : NN ) = n_sub * ones ( sub , NN ); % set up flat substrate
top = sub ;
% set up flat top layers
f o r i = 1: numel ( layers_top )
e p s ( top + 1 : top + layers_top ( i ) , 1 : NN ) = n_top ( i )* ones ( layers_top ( i ) , NN );
top = top + layers_top ( i );
end
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% −− Set up bottom layers on top of a low−index cladding region (air or water) −− %
x_pedleft = x_coreleft ;
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x_pedright = x_coreright ;
x_pedwidth = x_pedright - x_pedleft + 1;
% set up bottom layers on top of a pedestal
e p s ( sub + 1 : air_clad + sub , x_pedleft : x_pedright ) ...
= n_air_clad * ones ( air_clad , x_pedwidth );
top = air_clad + sub ;
f o r i = 1: numel ( layers_bot )
e p s ( top + 1 : top + layers_bot ( i ) , x_pedleft : x_pedright ) ...
= n_bot ( i ) * ones ( layers_bot ( i ) , x_pedwidth );
top = top + layers_bot ( i );
end
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% set up core
bot_tot = sum( layers_bot ) + sub + air_clad ;
% top of bottom layers
e p s ( bot_tot + 1 : bot_tot + core_y , x_coreleft : x_coreright ) ...
= n_core * ones ( core_y , core_x );
core_center_y = (1 - ( bot_tot + 1 + core_y /2) / ( MM /2)) * ( - Y_dim /2);
% Set up layers around the core
y2 = bot_tot + core_y + layers_top (1);
x1 = NN /2 - core_x /2 + 1;
x2 = NN /2 + core_x /2;
layer_width = core_x ;
bot = sub ;
f o r i = 1: numel ( layers_top )
e p s ( bot + 1 : y2 , x1 - layers_top_x ( i ) : x1 - 1) ...
= n_top ( i ) * ones ( y2 - bot , layers_top_x ( i ));
e p s ( bot + 1 : y2 , x2 + 1 : x2 + layers_top_x ( i )) ...
= n_top ( i ) * ones ( y2 - bot , layers_top_x ( i ));
e p s ( y2 - layers_top ( i ) + 1 : y2 , x1 : x2 ) ...
= n_top ( i ) * ones ( layers_top ( i ) , layer_width );
bot = bot + layers_top ( i );
i f i == numel ( layers_top )
break
else
layer_width = layer_width + 2* layers_top_x ( i );
y2 = y2 + layers_top ( i +1);
x1 = x1 - layers_top_x ( i );
x2 = x2 + layers_top_x ( i );
end
end
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i f P == 1
%−−−−−−−−−−−−−−−−− Plot the profile −−−−−−−−−−−−−−−−−−−−−−%
%setting up axes
x = l i n s p a c e ( - X_dim /2 , X_dim /2 , NN );
y = l i n s p a c e ( - Y_dim /2 , Y_dim /2 , MM );
figure
e p s = double ( e p s );
h o l d on
p c o l o r (x ,y , e p s )
l o a d ( ’ MyColormaps ’ , ’ mycmap ’)
s e t ( g c f , ’ Colormap ’ , mycmap )
s h a d i n g flat ;
h o l d off
end
i f output == 1
cd ( mainpath )
cd ../
n_min = 1;
% lowest index in eps
n_range = [ n_sub , n_core , n_lo , n_hi ];
n_max = max( n_range );
% highest index in eps
delta = n u m 2 s t r ( n_max - n_min ); % index difference
name = [ ’ Evanair ’ , profile_name ];
% Make a directory for the name
i f e x i s t ([ ’ Edata / ’ name ])~=7
mkdir ([ ’ Edata / ’ name ]);
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end
cd ([ ’ Edata / ’ name ’/ ’ ]);
w_descrip = strcat ( name , ’ _design ’ , ’. txt ’ );
fid = f o p e n ( w_descrip , ’w ’ ); % Open the file to write
% Write the key design parameters
f p r i n t f ( fid , ’\ n % s ’ , datestr ( now ));
f p r i n t f ( fid , ’\ n % s % g % s % g % s \ n ’ , ’ Total profile size : ’ ,NN , ’ wide by ’ ,MM , ’ high ’ );
f p r i n t f ( fid , ’\ n % s % g \ n ’ , ’ Substrate thickness : ’ , sub );
f p r i n t f ( fid , ’% s % g \ n ’ , ’ Substrate index : ’ , n_sub );
i f profile == 7 % for low−index cladding region only
f p r i n t f ( fid , ’\ n % s % g \ n ’ , ’Air - clad thickness : ’ , air_clad );
f p r i n t f ( fid , ’% s % g \ n ’ , ’Air - clad index : ’ , n_air_clad );
end
f p r i n t f ( fid , ’% s % g % g % g % g % g % g \ n ’ , ’ Bottom layer thicknesses : ’ , layers_bot );
f p r i n t f ( fid , ’% s % g % g % g % g % g % g \ n ’ , ’ Bottom layer indexes : ’ , n_bot );
i f profile ~= 6 % don’t have a core with ridge waveguide
f p r i n t f ( fid , ’% s % g % s % g \ n ’ , ’ Core height : ’ , core_y , ’ , width : ’ , core_x );
f p r i n t f ( fid , ’% s % g \ n ’ , ’ Core index : ’ , n_core );
end
f p r i n t f ( fid , ’% s % g % g % g % g % g % g \ n ’ , ’ Top layers thicknesses : ’ , layers_top );
f p r i n t f ( fid , ’% s % g % g % g % g % g % g \ n ’ , ’ Top layer indexes : ’ , n_top );
i f profile == 3 % for old pedestal design only
f p r i n t f ( fid , ’% s % g \ n ’ , ’ Horiz . extra width of ped .: ’ , x _ p ed _ x t r a _ w i d t h );
f p r i n t f ( fid , ’% s % g \ n ’ , ’ Horiz . core offset ( from ped center ): ’ , x_coreoffset );
end
i f profile == 6 % for ridge only
f p r i n t f ( fid , ’% s % g % s % g \ n ’ , ’ Ridge height : ’ , ridge_y , ’ , width : ’ , core_x );
end
f c l o s e ( fid );
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w_ind = strcat ( name , ’. ind ’ );
fid = f o p e n ( w_ind , ’w ’ ); % Open the file to write
% These first three lines are junk that BeamPROP needs at the beginning
f p r i n t f ( fid , ’/ rn ,a , b / nx0 / ls1 \ n ’ );
f p r i n t f ( fid , ’% g % g % g % g % s \ n ’ , NN , -1 , 1 , 0 , ’ OUTPUT _REAL_3 D ’ );
f p r i n t f ( fid , ’% g % g % g \ n ’ , MM , -1 , 1);
% Normalize the index matrix according to BeampPROP standards
eps1 = ( e p s - n_min )/( n_max - n_min );
% Write the matrix in column order
f p r i n t f ( fid , ’ %6.6 f ’ , eps1 );
f c l o s e ( fid );
% create the circuit file
circuit =[ name ’ _circuit . ind ’ ];
fid = f o p e n ( circuit , ’w ’ );
% Input data into circuit file
f p r i n t f ( fid ,[ ’\ nalpha = 0 \ n ’ ...
’ b a c k g r o u n d _ i n d e x = 1\ n ’ ...
’ boundary_max = ’ n u m 2 s t r ( X_dim /2) ’\ n ’ ...
’ boundary _max_y = ’ n u m 2 s t r ( Y_dim /2) ’\ n ’ ...
’ boundary_min = ’ n u m 2 s t r ( - X_dim /2) ’\ n ’ ...
’ boundary _min_y = ’ n u m 2 s t r ( - Y_dim /2) ’\ n ’ ...
’ delta = ’ n u m 2 s t r ( delta ) ’\ n ’ ...
’ dimension = 3 \ n ’ ...
’ eim = 0 \ n ’ ...
’ f i e l d _ o u t p u t _ f o r m a t = OUTPU T_REAL_3 D \ n ’ ...
’ f r e e _ s p a c e _ w a v e l e n g t h = ’ n u m 2 s t r ( lambda ) ’\ n ’ ...
’ grid_size = ’ n u m 2 s t r ( X_dim / NN ) ’\ n ’ ...
’ grid_size_y = ’ n u m 2 s t r ( Y_dim / MM ) ’\ n ’ ...
’ height = ’ n u m 2 s t r ( Y_dim ) ’ \ n ’ ...
’ i d b p m _ c o n v e r g e n c e _ w a r n i n g = 0 \ n ’ ...
’ i n d e x _ d i s p l a y _ m o d e = D I S P L A Y _ C O N T O U R M A P X Y \ n ’ ...
’ k0 = (2* pi )/ f r e e _ s p a c e _ w a v e l e n g t h \ n ’ ...
’ launch_height = 2 \ n ’ ...
’ launch_width = 4 \ n ’ ...
’ launch_type = LA UN CH _ GA US SI A N \ n ’ ...
% by default, Beamprop sets this to 0 (center of profile)
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’ l a u n c h _ p o s i t i o n _ x = ’ n u m 2 s t r ( core_center_x ) ’\ n ’ ...
% need this to match the center of waveguiding portion
’ l a u n c h _ p o s i t i o n _ y = ’ n u m 2 s t r ( core_center_y ) ’\ n ’ ...
’ mode_method = 0 \ n ’ ...
’ m o d e _ o u t p u t _ f o r m a t = OUTPUT_REAL _3D \ n ’ ...
’ mode_set = 0 -0 \ n ’ ...
’ neff_method = 1 \ n ’ ...
’ prefix = ’ name ’\ n ’ ...
’ profile_type = PROF_USER_1 \ n ’ ...
’ s l i c e _ d i s p l a y _ m o d e = D I S P L A Y _ C O N T O U R M A P X Y \ n ’ ...
’ structure = S T R U C T _ M u l t i l a y e r \ n ’ ...
’ vector = 1 \ n ’ ...
’ wait = 0 \ n ’ ...
’ width = ’ n u m 2 s t r ( X_dim ) ’ \ n ’ ...
’\ n ’ ]);
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%define user profile
f p r i n t f ( fid ,[ ’ user_profile 1 ’ ’\ n ’ ...
’
type = UF_DATAFILE \ n ’ ...
’
filename = ’ ’ ’ name ’. ind ’ ’\ n ’ ...
’ end user_profile \ n ’ ...
’\ n ’ ]);
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630

%make circuit structure
f p r i n t f ( fid ,[ ’ segment 1 \ n ’ ...
’
profile_type = PROF_USER_1 \ n ’ ...
’
begin . x = 0 \ n ’ ...
’
begin . z = 0 \ n ’ ...
’
end . x = 0 rel begin segment 1 \ n ’ ...
% this is the length − makes a big difference in time
’
end . z = ’ n u m 2 s t r ( l e n g t h ) ’ rel begin segment 1 \ n ’ ...
’ end segment \ n ’ ...
’\ n ’ ]);
f c l o s e ( fid );

635
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end
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